MOTOROLA
Contents
xix
CONTENTS
Paragraph
Number
Title
Page
Number
18.7.2
18.7.3
18.8
18.8.1
18.8.2
18.8.3
18.8.3.1
18.8.3.2
18.8.4
18.8.5
18.8.6
18.8.7
18.8.8
The Buffer Descriptor (BD).........................................................................18-12
Parameter RAM ...........................................................................................18-12
The RISC Timer Table.....................................................................................18-13
RISC Timer Table Scan Algorithm..............................................................18-13
The set timer Command...............................................................................18-14
RISC Timer Table Parameter RAM and Timer Table Entries.....................18-14
RISC Timer Command Register (TM_CMD).........................................18-15
RISC Timer Table Entries........................................................................18-16
RISC Timer Event Register (RTER)/Mask Register (RTMR)....................18-16
PWM Mode..................................................................................................18-16
RISC Timer Initialization.............................................................................18-17
RISC Timer Interrupt Handling...................................................................18-18
Using the RISC Timers to Track CP Loading .............................................18-18
Chapter 19
SDMA Channels and IDMA Emulation
19.1
19.1.1
19.1.2
19.1.3
19.1.4
19.1.5
19.1.6
19.2
19.2.1
19.2.2
19.2.3
19.2.3.1
19.2.3.2
19.2.3.3
19.2.4
19.2.4.1
19.2.4.2
19.2.5
19.2.6
19.2.6.1
19.2.6.2
19.2.7
19.2.7.1
19.2.7.2
19.2.7.2.1
SDMA Channels ................................................................................................19-1
SDMA Transfers............................................................................................19-2
U-Bus Arbitration and the SDMA Channels .................................................19-2
SDMA Configuration Register (SDCR) ........................................................19-3
SDMA Status Register (SDSR) .....................................................................19-4
SDMA Mask Register (SDMR).....................................................................19-5
SDMA Address Register (SDAR) .................................................................19-5
IDMA Emulation................................................................................................19-5
IDMA Features...............................................................................................19-6
IDMA Parameter RAM..................................................................................19-6
IDMA Registers.............................................................................................19-7
DMA Channel Mode Registers (DCMR) ..................................................19-7
IDMA Status Registers (IDSR1 and IDSR2).............................................19-8
IDMA Mask Registers (IDMR1 and IDMR2)...........................................19-9
IDMA Buffer Descriptors (BD).....................................................................19-9
Function Code RegistersSFCR and DFCR..........................................19-11
Auto-Buffering and Buffer-Chaining.......................................................19-12
IDMA CP Commands..................................................................................19-13
IDMA Channel Operation............................................................................19-13
Activating an IDMA Channel..................................................................19-13
Suspending an IDMA Channel................................................................19-13
IDMA Interface SignalsDREQ and SDACK...........................................19-14
IDMA Requests for Memory/Memory Transfers....................................19-14
IDMA Requests for Peripheral/Memory Transfers .................................19-14
Level-Sensitive Requests.....................................................................19-15