- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359182 > MNSC140CORE (飛思卡爾半導(dǎo)體(中國)有限公司) Quad Core 16-Bit Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號： | MNSC140CORE |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Quad Core 16-Bit Digital Signal Processor |
| 中文描述： | 四核16位數(shù)字信號處理器 |
| 文件頁數(shù)： | 86/88頁 |
| 文件大?。?/td> | 983K |
| 代理商： | MNSC140CORE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁當(dāng)前第86頁第87頁第88頁
MSC8122 Technical Data, Rev. 13
4-4
Freescale Semiconductor
Design Considerations
In
CLKOUT
synchronization mode (for 1.2 V devices),
CLKOUT
is the main clock to SDRAM. Use the
following connections:
— Connect the oscillator output through a buffer to
CLKIN
.
— Connect
CLKOUT
through a zero-delay buffer to the slave device (for example, SDRAM) using the
following guidelines:
The maximum delay between the slave and
CLKOUT
must not exceed 0.7 ns.
The maximum load on
CLKOUT
must not exceed 10 pF.
Use a zero-delay buffer with a jitter less than 0.3 ns.
— All clock modes are valid in this clock scheme.
Note:
See the Clock chapter in the
MSC8122 Reference Manual
for details.
If the 60x-compatible system bus is not used and SIUMCR[PBSE] is set,
PPBS
can be disconnected.
Otherwise, it should be pulled up.
The following signals:
SWTE, DSISYNC, DSI64, MODCK[1–2], CNFGS, CHIPID[0–3]
,
RSTCONF
and
BM[0–2]
are
used to configure the MSC8122 and are sampled on the deassertion of the
PORESET
signal. Therefore, they
should be tied to
GND
or
V
DDH
or through a pull-down or a pull-up resistor until the deassertion of the
PORESET
signal.
When they are used,
INT_OUT
(if SIUMCR[INTODC] is cleared),
NMI_OUT
, and
IRQxx
(if not full drive)
signals must be pulled up.
When the Ethernet controller is enabled and the SMII mode is selected,
GPIO10
and
GPIO14
must not be
connected externally to any signal line.
Note:
For details on configuration, see the
MSC8122 User’s Guide
and
MSC8122 Reference Manual
. For
additional information, refer to the
MSC8122 Design Checklist
(AN2787).
4.4 External SDRAM Selection
The external bus speed implemented in a system determines the speed of the SDRAM used on that bus. However,
because of differences in timing characteristics among various SDRAM manufacturers, you may have use a faster
speed rated SDRAM to assure efficient data transfer across the bus. For example, for 166 MHz operation, you may
have to use 183 or 200 MHz SDRAM. Always perform a detailed timing analysis using the MSC8122 bus timing
values and the manufacturer specifications for the SDRAM to ensure correct operation within your system design.
The output delay listed in SDRAM specifications is usually given for a load of 30 pF. Scale the number to your
specific board load using the typical scaling number provided by the SDRAM manufacturer.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MO1101A | 1.02 SINGLE DIGIT NUMERIC DISPLAY |
| MO1101C | 1.02 SINGLE DIGIT NUMERIC DISPLAY |
| MO1145C | Peripheral IC |
| MO1146C | Peripheral IC |
| XO1146C | Peripheral IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MNSC140CORE/D | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor |
| MNSCAN18541T-X | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:SERIALLY CONTROLLED ACCESS NETWORK NON-INVERTING LINE DRIVER WITH TRI-STATE OUTPUTS |
| M-NSD10 | 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging |
| M-NSD16 | 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging |
| M-NSD20 | 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。