- 您現(xiàn)在的位置：買賣IC網 > PDF目錄359182 > MNSC140CORE (飛思卡爾半導體(中國)有限公司) Quad Core 16-Bit Digital Signal Processor PDF資料下載
參數資料
| 型號： | MNSC140CORE |
| 廠商： | 飛思卡爾半導體(中國)有限公司 |
| 元件分類： | 數字信號處理 |
| 英文描述： | Quad Core 16-Bit Digital Signal Processor |
| 中文描述： | 四核16位數字信號處理器 |
| 文件頁數： | 18/88頁 |
| 文件大?。?/td> | 983K |
| 代理商： | MNSC140CORE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
MSC8122 Technical Data, Rev. 13
1-8
Freescale Semiconductor
Signals/Connections
HD60
D60
ETHCOL
Reserved
Input/ Output
Input/ Output
Input/ Output
Input
Host Data Bus 60
Bit 60 of the DSI data bus.
System Bus Data 60
For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives
valid data on this bus.
Ethernet Collision
In MII mode only, indicates that a collision was detected.
In RMII mode, this pin is reserved and can be left unconnected.
HD[61–63
]
D[61–63]
Reserved
Input/ Output
Input/ Output
Input
Host Data Bus 61–63
Bits 61–63 of the DSI data bus.
System Bus Data 61–63
For write transactions, the bus master drives valid data on this bus. For read transactions, the slave drives
valid data on this bus.
If the Ethernet port is enabled and multiplexed with the DSI/System bus, these pins are reserved and can
be left unconnected.
HCID[0–2]
Input
Host Chip ID 0–2
With HCID3, carries the chip ID of the DSI. The DSI is accessed only if HCS is asserted and HCID[0–3]
matches the Chip_ID, or if HBCS is asserted.
HCID3
HA8
Input
Input
Host Chip ID 3
With HCI[0–2], carries the chip ID of the DSI. The DSI is accessed only if HCS is asserted and HCID[0–3]
matches the Chip_ID, or if HBCS is asserted.
Host Bus Address 8
Used by an external host to access the internal address space.
HA[11–29]
Input
Host Bus Address 11–29
Used by external host to access the internal address space.
HWBS[0–3]
HDBS[0–3]
HWBE[0–3]
HDBE[0–3]
Input
Input
Input
Input
Host Write Byte Strobes
(In Asynchronous dual mode)
One bit per byte is used as a strobe for host write accesses.
Host Data Byte Strobe
(in Asynchronous single mode)
One bit per byte is used as a strobe for host read or write accesses
Host Write Byte Enable
(In Synchronous dual mode)
One bit per byte is used to indicate a valid data byte for host read or write accesses.
Host Data Byte Enable
(in Synchronous single mode)
One bit per byte is used as a strobe enable for host write accesses
Table 1-5.
DSI, System Bus, Ethernet, and Interrupt Signals (Continued)
Signal Name
Type
Description
相關PDF資料 |
PDF描述 |
|---|---|
| MO1101A | 1.02 SINGLE DIGIT NUMERIC DISPLAY |
| MO1101C | 1.02 SINGLE DIGIT NUMERIC DISPLAY |
| MO1145C | Peripheral IC |
| MO1146C | Peripheral IC |
| XO1146C | Peripheral IC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MNSC140CORE/D | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor |
| MNSCAN18541T-X | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:SERIALLY CONTROLLED ACCESS NETWORK NON-INVERTING LINE DRIVER WITH TRI-STATE OUTPUTS |
| M-NSD10 | 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging |
| M-NSD16 | 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging |
| M-NSD20 | 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging |
發(fā)布緊急采購，3分鐘左右您將得到回復。