參數(shù)資料
型號(hào)： MNSC140CORE
廠商： 飛思卡爾半導(dǎo)體(中國(guó))有限公司
元件分類： 數(shù)字信號(hào)處理
英文描述： Quad Core 16-Bit Digital Signal Processor
中文描述： 四核16位數(shù)字信號(hào)處理器
文件頁(yè)數(shù)： 14/88頁(yè)
文件大?。?/td> 983K
代理商： MNSC140CORE
MSC8122 Technical Data, Rev. 13
1-4
Freescale Semiconductor
Signals/Connections
1.4 Direct Slave Interface, System Bus, Ethernet, and
Interrupt Signals
The direct slave interface (DSI) is combined with the system bus because they share some common signal lines.
Individual assignment of a signal to a specific signal line is configured through internal registers.
Table 1-5
describes the signals in this group.
Note:
Although there are fifteen interrupt request (IRQ) connections to the core processors, there are multiple
external lines that can connect to these internal signal lines. After reset, the default configuration enables
only
IRQ[1–7]
, but includes two input lines each for
IRQ[1–3]
and
IRQ7
. The designer must select one line for
each required interrupt and reconfigure the other external signal line or lines for alternate functions.
Additional alternate IRQ lines and
IRQ[8–15]
are enabled through the GPIO signal lines.
Table 1-5.
DSI, System Bus, Ethernet, and Interrupt Signals
Signal Name
Type
Description
HD0
SWTE
Input/ Output
Input
Host Data Bus 0
Bit 0 of the DSI data bus.
Software Watchdog Timer Disable
.
It is sampled on the rising edge of PORESET signal.
HD1
DSISYNC
Input/ Output
Input
Host Data Bus 1
Bit 1 of the DSI data bus.
DSI Synchronous
Distinguishes between synchronous and asynchronous operation of the DSI. It is sampled on the rising
edge of PORESET signal.
HD2
DSI64
Input/ Output
Input
Host Data Bus 2
Bit 2 of the DSI data bus.
DSI 64
Defines the width of the DSI and SYSTEM Data buses. It is sampled on the rising edge of PORESET
signal.
HD3
MODCK1
Input/ Output
Input
Host Data Bus 3
Bit 3 of the DSI data bus.
Clock Mode 1
Defines the clock frequencies. It is sampled on the rising edge of PORESET signal.
HD4
MODCK2
Input/ Output
Input
Host Data Bus 4
Bit 4 of the DSI data bus.
Clock Mode 2
Defines the clock frequencies. It is sampled on the rising edge of PORESET signal.
HD5
CNFGS
Input/ Output
Input
Host Data Bus 5
Bit 5 of the DSI data bus.
Configuration Source
One signal out of two that indicates reset configuration mode. It is sampled on the rising edge of
PORESET signal.
HD[6–31]
Input/ Output
Host Data Bus 6–31
Bits 6–31 of the DSI data bus.
相關(guān)PDF資料
PDF描述
MO1101A 1.02 SINGLE DIGIT NUMERIC DISPLAY
MO1101C 1.02 SINGLE DIGIT NUMERIC DISPLAY
MO1145C Peripheral IC
MO1146C Peripheral IC
XO1146C Peripheral IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MNSC140CORE/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor
MNSCAN18541T-X 制造商:NSC 制造商全稱:National Semiconductor 功能描述:SERIALLY CONTROLLED ACCESS NETWORK NON-INVERTING LINE DRIVER WITH TRI-STATE OUTPUTS
M-NSD10 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging
M-NSD16 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging
M-NSD20 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*