MSC8122 Technical Data, Rev. 13
2-12
Freescale Semiconductor
Specifications
Table 2-14.
AC Timing for SIU Outputs
No.
Characteristic
Value for Bus Speed in MHz
3
Units
Ref = CLKIN
Ref = CLKOUT
1.1 V
1.2 V
1.2 V
1.2 V
100/
133
133
166
100/133
30
2
Minimum delay from the 50% level of the REFCLK for all signals
0.9
0.8
0.8
1.0
ns
31
PSDVAL/TEA/TA max delay from the 50% level of the REFCLK
rising edge
6.0
4.9
4.9
5.8
ns
32a
Address bus max delay from the 50% level of the REFCLK rising
edge
Multi-master mode (SIUBCR[EBM] = 1)
Single-master mode (SIUBCR[EBM] = 0)
6.4
5.3
5.5
4.2
5.5
3.9
6.4
5.1
ns
ns
32b
Address attributes: TT[0–1]/TBST/TSZ/GBL max delay from the 50%
level of the REFCLK rising edge
6.4
5.1
5.1
6.0
ns
32c
Address attributes: TT[2–4]/TC max delay from the 50% level of the
REFCLK rising edge
6.9
5.7
5.7
6.6
ns
32d
BADDR max delay from the 50% level of the REFCLK rising edge
5.2
4.2
4.2
5.1
ns
33a
Data bus max delay from the 50% level of the REFCLK rising edge
Data-pipeline mode
Non-pipeline mode
4.8
7.1
3.9
6.1
3.7
6.1
4.8
7.0
ns
ns
33b
DP max delay from the 50% level of the REFCLK rising edge
Data-pipeline mode
Non-pipeline mode
6.0
7.5
5.3
6.5
5.3
6.5
6.2
7.4
ns
ns
34
Memory controller signals/ALE/CS[0–4] max delay from the 50%
level of the REFCLK rising edge
5.1
4.2
3.9
5.1
ns
35a
DBG/BG/BR/DBB max delay from the 50% level of the REFCLK
rising edge
6.0
4.7
4.7
5.6
ns
35b
AACK/ABB/TS/CS[5–7] max delay from the 50% level of the
REFCLK rising edge
5.5
4.5
4.5
5.4
ns
Notes:
1.
Values are measured from the 50% level of the REFCLK rising edge to the 50% signal level and assume a 20 pF load except
where otherwise specified.
The load for specification 30 is 10 pF. The load for the other specifications in this table is 20 pF. For a 15 pF load, subtract 0.3
ns from the listed value.
The maximum bus frequency depends on the mode:
In 60x-compatible mode connected to another MSC8122 device, the frequency is determined by adding the input and output
longest timing values, which results in the total delay for 20 pF output capacitance. You must also account for other
influences that can affect timing, such as on-board clock skews, on-board noise delays, and so on.
In single-master mode, the frequency depends on the timing of the devices connected to the MSC8122.
To achieve maximum performance on the bus in single-master mode, disable the DBB signal by writing a 1 to the
SIUMCR[BDD] bit. See the SIU chapter in the
MSC8122 Reference Manual
for details.
2.
3.