參數(shù)資料
型號(hào)： MNSC140CORE
廠商： 飛思卡爾半導(dǎo)體(中國)有限公司
元件分類： 數(shù)字信號(hào)處理
英文描述： Quad Core 16-Bit Digital Signal Processor
中文描述： 四核16位數(shù)字信號(hào)處理器
文件頁數(shù)： 13/88頁
文件大小： 983K
代理商： MNSC140CORE
Power Signals
MSC8122 Technical Data, Rev. 13
Freescale Semiconductor
1-3
1.1 Power Signals
1.2 Clock Signals
1.3 Reset and Configuration Signals
Table 1-2.
Power and Ground Signal Inputs
Signal Name
Description
V
DD
Internal Logic Power
V
DD
dedicated for use with the device core. The voltage should be well-regulated and the input should be provided with
an extremely low impedance path to the V
DD
power rail.
Input/Output Power
This source supplies power for the I/O buffers. The user must provide adequate external decoupling capacitors.
V
DDH
V
CCSYN
System PLL Power
V
CC
dedicated for use with the system Phase Lock Loop (PLL). The voltage should be well-regulated and the input
should be provided with an extremely low impedance path to the V
CC
power rail.
System Ground
An isolated ground for the internal processing logic and I/O buffers. This connection must be tied externally to all chip
ground connections, except GND
SYN
. The user must provide adequate external decoupling capacitors.
System PLL Ground
Ground dedicated for system PLL use. The connection should be provided with an extremely low-impedance path to
ground.
GND
GND
SYN
Table 1-3.
Clock Signals
Signal Name
Type
Signal Description
CLKIN
Input
Clock In
Primary clock input to the MSC8122 PLL.
CLKOUT
Output
Clock Out
The bus clock.
Reserved
Input
Reserved. Pull down to ground.
Table 1-4.
Reset and Configuration Signals
Signal Name
Type
Signal Description
PORESET
Input
Power-On Reset
When asserted, this line causes the MSC8122 to enter power-on reset state.
RSTCONF
Input
Reset Configuration
Used during reset configuration sequence of the chip. A detailed explanation of its function is provided in
the
MSC8122 Reference Manual
. This signal is sampled upon deassertion of PORESET.
Note:
When PORESET is deasserted, the MSC8122 also samples the following signals:
BM[0–2]—Selects the boot mode.
MODCK[1–2]—Selects the clock configuration.
SWTE—Enables the software watchdog timer.
DSISYNC, DSI64, CNFGS, and CHIP_ID[0–3]—Configures the DSI.
Refer to
Table 1-5
for details on these signals.
HRESET
Input/Output
Hard Reset
When asserted as an input, this signal causes the MSC8122 to enter hard reset state. After the device
enters a hard reset state, it drives the signal as an open-drain output.
SRESET
Input/Output
Soft Reset
When asserted as an input, this signal causes the MSC8122 to enter soft reset state. After the device
enters a soft reset state, it drives the signal as an open-drain output.
相關(guān)PDF資料
PDF描述
MO1101A 1.02 SINGLE DIGIT NUMERIC DISPLAY
MO1101C 1.02 SINGLE DIGIT NUMERIC DISPLAY
MO1145C Peripheral IC
MO1146C Peripheral IC
XO1146C Peripheral IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MNSC140CORE/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor
MNSCAN18541T-X 制造商:NSC 制造商全稱:National Semiconductor 功能描述:SERIALLY CONTROLLED ACCESS NETWORK NON-INVERTING LINE DRIVER WITH TRI-STATE OUTPUTS
M-NSD10 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging
M-NSD16 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging
M-NSD20 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*