- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369830 > LQ80221 LAN Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | LQ80221 |
| 英文描述： | LAN Transceiver |
| 中文描述： | 網(wǎng)絡(luò)收發(fā)器 |
| 文件頁數(shù)： | 54/91頁 |
| 文件大?。?/td> | 907K |
| 代理商： | LQ80221 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當(dāng)前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁
80220/80221
MD400159/E
54
5.14 PROGRAMMABLE LED DRIVERS
The PLED[5:0] outputs can all drive LED's tied to VCC as
shown in Figures 11-13. In addition, PLED1 and PLED0
can drive an LED tied to GND as well as VCC.
The PLED[3:0] outputs can be programmed through the
MI serial port to do 4 different functions: (1) Normal
Function (2) On, (3) Off, and (4) Blink.
PLED[3:0] can be programmed to indicate 4 different sets
of events with the LED Normal Function select bits in the
MI serial port Configuration 2 register. In addition, PLED[3:0]
can be user controlled by appropriately setting the LED
output select bits in the MI serial port Configuration 2
register.
When PLED[3:0] is programmed for its Normal function,
these outputs indicate the specific functions described in
Table 5 and determined by the LED Normal Function
select bits. When PLED[3:0] s programmed to be On, the
LED output driver go low, thus turning on the LED under
user control. When PLED[3:0] is programmed to be Off,
the LED output driver will turn off, thus turning off the LED
under user control. When PLED[3:0] is programmed to
Blink, the LED output driver will continuously blink at a rate
of 100 mS on, 100 mS off.
The On and Off functions allow the LED driver to be
controlled directly through the MI serial port to ndicate any
function that is desired under external control. The Blink
function allows he same external control of the LED driver
and also offers the provision to blink the LED without the
need for any external timers.
The PLED[5:0] outputs can also drive other digital inputs.
Thus, PLED[5:0] can also be used as digital outputs whose
function can be user defined and controlled hrough he MI
serial port.
Note that PLED1 and PLED0 pins have both pullup and
pulldown transistors. This allows these pins to drive an
LED from VCC or to GND. When PLED0 is programmed
to be 10/100 Mbps select, two LED’s can be connected to
this pin, one to VCC to indicated 100 Mbps mode is
enabled, the other to GND to indicate 10 Mbps mode is
enabled. Similarly, when PLED1 is programmed to be a
Half/Full Duplex Mode indication, two LED’s can be con-
nected to this pin, one to VCC to ndicate Full Duplex Mode
is enabled, the other to GND to ndicate Half Duplex Mode
is enabled.
5.15 POWER SUPPLY DECOUPLING
There are six VCC's on the 80220/80221 (VCC[6:1]) and
six GND's (GND[6:1]).
All six VCC's should be connected together as close as
possible to the device with a arge VCC plane. If the VCC's
vary n potential by even a small amount, noise and atchup
can result. The VCC's should be kept to within 50 mV of
each other.
All six GND's should also be connected together as close
as possible to the device with a large ground plane. If the
GND's vary n potential by even a small amount, noise and
latchup can result. The VCC's should be kept to within 50
mV of each other.
A 0.01-0.1
μ
F decoupling capacitor should be connected
between each VCC/GND set as close as possible to the
device pins, preferably within 0.5". The value should be
chosen on whether he noise rom VCC-GND s high or ow
frequency. A conservative approach would be to use two
decoupling capacitors on each VCC/GND set, one 0.1
μ
f
for ow requency and one 0.001
μ
f or high requency noise
on the power supply.
The VCC connection o he ransmit ransformer center ap
shown in Figures 11-13 has to be well decoupled in order
to minimize common mode noise njection from the supply
into the twisted pair cable. And is recommended that a
0.01
μ
F decoupling capacitor be placed between the
center tap VCC to the S004 GND plane. This decoupling
capacitor should be physically placed as close as possible
to the transformer center tap, preferably within 0.5"
The PCB layout and power supply decoupling discussed
above should provide sufficient decoupling to achieve the
following when measured at the device: (1) The resultant
AC noise voltage measured across each VCC/GND set
should be less than 100 mVpp, (2) All VCC's should be
within 50 mVpp of each other, and (3) All GND's should be
within 50 mVpp of each other.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LQT100X | Peripheral IC |
| LQT1KX | Peripheral IC |
| LQT50X3 | Peripheral IC |
| LQT60X3 | Peripheral IC |
| LQV3M2768-3CGR | Peripheral IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LQ821 | 制造商:POLYFET 制造商全稱:Polyfet RF Devices 功能描述:SILICON GATE ENHANCEMENT MODE RF POWER LDMOS TRANSISTOR |
| LQ9D161 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:DEVICE SPECIFICATION FOR TFT-LCD module |
| LQ9D340 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:Color TFT-LCD Module for Measuring instruments/Banking terminals |
| LQA03TC600 | 功能描述:整流器 Q-Series 600V 3A Ultra Low Qrr RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時(shí)間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
| LQA05TC600 | 功能描述:整流器 Q-Series 600V 5A Ultra Low Qrr RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時(shí)間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。