參數(shù)資料
型號： LQ80221
英文描述： LAN Transceiver
中文描述： 網(wǎng)絡(luò)收發(fā)器
文件頁數(shù)： 21/91頁
文件大小： 907K
代理商： LQ80221
80220/80221
4-21
MD400159/E
start of packet for 10 Mbps mode is detected when valid
data is detected by the TP squelch circuit. When start of
packet is detected, CRS is asserted as described in the
Controller Interface section. Refer to the TP squelch
section for 10 Mbps mode for the algorithm for valid data
detection.
3.12 END OF PACKET
3.12.1 100 Mbps
End of packet for 100 Mbps mode s ndicated by a the End
of Stream Delimiter (referred to as ESD). The ESD pattern
consists of the two /T/R/ 4B5B symbols inserted after the
end of the packet, as defined n IEEE 802.3 Clause 24 and
shown in Figure 2.
The transmit ESD is generated by the 4B5B encoder and
the /T/R/ symbols are inserted by the 4B5B encoder after
the end of the transmit data packet, as shown in Figure 2.
The receive ESD pattern s detected by he 4B5B decoder
by examining groups of 10 consecutive code bits (two 5B
words) from the descrambler during valid packet reception
to determine if there is an ESD.
If the 10 consecutive code bits from the receiver during
valid packet reception consist of he T/R/ symbols, he end
of packet is detected, data reception is terminated, CRS
and RX_DV are asserted, and /I/I/ symbols are substituted
in place of the /T/R/ symbols.
If 10 consecutive code bits from the receiver during valid
packet reception do not consist of /T/R/ symbols but
consist of /I/I/ symbols instead, then the packet is consid-
ered to have been terminated prematurely and abnor-
mally. When this premature end of packet condition is
detected, RX_ER s asserted or he nibble associated with
the first /I/ symbol detected and then CRS and RX_DV are
deasserted. Premature end of packet condition is also
indicated by setting the bad ESD bit in the MI serial port
Status Output register.
3.12.2 10 Mbps
The end of packet for 10 Mbps mode is indicated with the
SOI (Start of Idle) pulse. The SOI pulse is a positive pulse
containing a Manchester code violation nserted at the end
of every packet .
The transmit SOI pulse s generated by the TP transmitter
and inserted at the end of the data packet after TX_EN is
deasserted. The transmitted SOI output pulse at the TP
output is shaped by the transmit waveshaper to meet the
pulse template requirements specified in IEEE 802.3
Clause 14 and shown in Figure 6.
The receive SOI pulse is detected by the TP receiver by
sensing missing data transitions. Once the SOI pulse is
detected, data reception is ended and CRS and RX_DV
are deasserted.
0 BT
4.5 BT
6.0 BT
+50 mV
45.0 BT
4.5 BT
2.5 BT
2.25 BT
0.25 BT
0.5 V/ns
3.1 V
–50 mV
585 mV
–3.1 V
585 mV sin(2 *
0 t 0.25 BT and
2.25 t 2.5 BT
*
Figure 6. SOI Output Voltage Template - 10 Mbps
相關(guān)PDF資料
PDF描述
LQT100X Peripheral IC
LQT1KX Peripheral IC
LQT50X3 Peripheral IC
LQT60X3 Peripheral IC
LQV3M2768-3CGR Peripheral IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LQ821 制造商:POLYFET 制造商全稱:Polyfet RF Devices 功能描述:SILICON GATE ENHANCEMENT MODE RF POWER LDMOS TRANSISTOR
LQ9D161 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:DEVICE SPECIFICATION FOR TFT-LCD module
LQ9D340 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:Color TFT-LCD Module for Measuring instruments/Banking terminals
LQA03TC600 功能描述:整流器 Q-Series 600V 3A Ultra Low Qrr RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel
LQA05TC600 功能描述:整流器 Q-Series 600V 5A Ultra Low Qrr RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*