- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369830 > LQ80221 LAN Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | LQ80221 |
| 英文描述： | LAN Transceiver |
| 中文描述： | 網(wǎng)絡(luò)收發(fā)器 |
| 文件頁(yè)數(shù)： | 18/91頁(yè) |
| 文件大?。?/td> | 907K |
| 代理商： | LQ80221 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)
80220/80221
MD400159/E
18
3.8.3 Transmit Level Adjust
The ransmit output current evel s derived rom an nternal
reference voltage and the external resistor on REXT pin.
The transmit level can be adjusted with either (1) the
external resistor on the REXT pin, or (2) the four transmit
level adjust bits n he MI serial port Configuration 1 register
as shown in Table 3. The adjustment range is approxi-
mately -14% to +16% in 2% steps.
Table 3. Transmit Level Adjust
TLVL[3:0]
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
Gain
1.16
1.14
1.12
1.10
1.08
1.06
1.04
1.02
1.00
0.98
0.96
0.94
0.92
0.90
0.88
0.86
3.8.4 Transmit Rise And Fall Time Adjust
The transmit output rise and fall time can be adjusted with
either (1) the two pins TRFADJ[1:0], or (2) the two transmit
rise/fall time adjust bits in the MI serial port Configuration
1. The adjustment range is -0.25 nS to +0.5 nS in 0.25 nS
steps. When the TRFADJ[1:0] pins are set to 1 and 0,
respectively, the rise and fall times are set with the register
bits (with 0 ns as the default). When TRFADJ[1:0] pin are
set to anything other than 10, then the pins control the
transmit rise and fall time as shown in the Pin Description
and the TRFADJ[1:0] bits are disabled.
3.8.5 STP (150 Ohm) Cable Mode
The transmitter can be configured to drive 150 Ohm
shielded twisted pair cable. The STP mode can be
selected by appropriately setting the cable type select bit
in the MI serial port Configuration 1 register. When STP
mode is enabled, the output current is automatically ad-
justed to comply with IEEE 802.3 levels.
3.8.6 Transmit Activity Indication
Transmit activity can be programmed to appear on some
of the PLED[5:0] pins by appropriately setting the pro-
grammable LED output select bits n the MI serial port LED
Configuration 2 register as described in Table 5. When
one or more of the PLED[5:0] pins s programmed to be an
activity or transmit activity detect output, that pin is as-
serted ow or 100 mS every ime a transmit packet occurs.
The PLED[5:0] output is open drain with pullup resistor
and can drive an LED rom VCC or can drive another digital
input.
3.8.7 Transmit Disable
The TP transmitter can be disabled by setting the transmit
disable bit in the MI serial port Configuration 1 register.
When the transmit disable bit is set, the TP transmitter is
forced into the idle state, no data is transmitted, no link
pulses are transmitted, and internal loopback is disabled.
3.8.8 Transmit Powerdown
The TP transmitter can be powered down by setting the
transmit powerdown bit in the MI serial port Configuration
1 register. When the transmit powerdown bit s set, the TP
transmitter is powered down, the TP transmit outputs are
high mpedance, and he rest of he 80220/80221 operates
normally.
3.9 TWISTED PAIR RECEIVER
3.9.1 Receiver - 100 Mbps
The TP receiver detects nput signals from the twisted pair
input and convert it to a digital data bit stream ready for
clock and data recovery. The receiver can reliably detect
data from a 100Base-TX compliant transmitter that has
been passed through 0-100 meters of 100 Ohm category
5 UTP or 150 Ohm STP.
The 100 Mbps receiver consists of an adaptive equalizer,
baseline wander correction circuit, comparators, and MLT-
3 decoder. The TP nputs first go to an adaptive equalizer.
The adaptive equalizer compensates for the low pass
characteristic of the cable, and it has the ability to adapt
and compensate for 0-100 meters of category 5,100 Ohm
UTP or 150 Ohm STP twisted pair cable. The baseline
wander correction circuit restores the DC component of
the input waveform that was removed by external trans-
formers. The comparators convert the equalized signal
back to digital levels and are used to qualify the data with
the squelch circuit. The MLT-3 decoder takes the three
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LQT100X | Peripheral IC |
| LQT1KX | Peripheral IC |
| LQT50X3 | Peripheral IC |
| LQT60X3 | Peripheral IC |
| LQV3M2768-3CGR | Peripheral IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LQ821 | 制造商:POLYFET 制造商全稱(chēng):Polyfet RF Devices 功能描述:SILICON GATE ENHANCEMENT MODE RF POWER LDMOS TRANSISTOR |
| LQ9D161 | 制造商:SHARP 制造商全稱(chēng):Sharp Electrionic Components 功能描述:DEVICE SPECIFICATION FOR TFT-LCD module |
| LQ9D340 | 制造商:SHARP 制造商全稱(chēng):Sharp Electrionic Components 功能描述:Color TFT-LCD Module for Measuring instruments/Banking terminals |
| LQA03TC600 | 功能描述:整流器 Q-Series 600V 3A Ultra Low Qrr RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時(shí)間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
| LQA05TC600 | 功能描述:整流器 Q-Series 600V 5A Ultra Low Qrr RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時(shí)間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。