- 您現(xiàn)在的位置：買賣IC網 > PDF目錄369830 > LQ80221 LAN Transceiver PDF資料下載
參數(shù)資料
| 型號： | LQ80221 |
| 英文描述： | LAN Transceiver |
| 中文描述： | 網絡收發(fā)器 |
| 文件頁數(shù)： | 16/91頁 |
| 文件大小： | 907K |
| 代理商： | LQ80221 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁
80220/80221
MD400159/E
16
3.6.2 10 Mpbs
A scrambler is not used in 10 Mbps mode.
3.6.3 Scrambler Bypass
The scrambler can be bypassed by setting the bypass
scrambler/descrambler bit in the MI serial port Configura-
tion 1 register. When this bit is set, the 5B data bypasses
the scrambler and goes directly from the 4B5B encoder to
the twisted pair transmitter.
3.7 DESCRAMBLER
3.7.1 100 Mbps
The 80220/80221 descrambler takes the scrambled data
from the data recovery block, descrambles it per the IEEE
802.3 specifications, aligns the data on the correct 5B
word boundaries, and sends it to the 4B5B decoder.
The algorithm for synchronization of the descrambler is
the same as the algorithm outlined in the IEEE 802.3
specification. Once the descrambler is synchronized, it
will maintain synchronization as long as enough
descrambled idle pattern 1's are detected within a given
interval. To stay in synchronization, the descrambler
needs to detect at least 25 consecutive descrambled idle
pattern 1's n a 1 mS nterval. If 25 consecutive descrambled
idle pattern 1's are not detected within the 1 mS interval,
the descrambler goes out of synchronization and restarts
the synchronization process.
If the descrambler is in the unsynchronized state, the
descrambler loss of synchronization detect bit is set in the
MI serial port Status Output register to indicate this condi-
tion. Once his bit s set, t will stay set until he descrambler
achieves synchronization.
3.7.2 10 Mpbs
A descrambler is not used in 10 Mbps mode.
3.7.3 Descrambler Bypass
The descrambler can be bypassed by setting the bypass
scrambler/descrambler bit in the MI serial port Configura-
tion 1 register. When this bit is set, the data bypasses the
descrambler and goes directly from the TP receiver to the
4B5B decoder.
3.8 TWISTED PAIR TRANSMITTER
3.8.1 Transmitter - 100 Mbps
The transmitter consists of a MLT-3 encoder, waveform
generator and line driver.
The MLT-3 encoder converts the NRZ data from the
scrambler into a three level MLT-3 code required by IEEE
802.3. MLT-3 coding uses three evels and converts 1's to
transitions between the three evels, and converts 0's to no
transitions or changes in level.
The purpose of the waveform generator is to shape the
transmit output pulse. The waveform generator takes the
MLT-3 three evel encoded waveform and uses an array of
switched current sources to control the rise/fall time and
level of the signal at the output. The output of the switched
current sources then goes through a ow pass filter n order
to "smooth" the current output and remove any high
frequency components. In this way, the waveform gen-
erator preshapes the output waveform transmitted onto
the twisted pair cable to meet the pulse template require-
ments outlined in IEEE 802.3. The waveform generator
eliminates the need for any external filters on the TP
transmit output.
The line driver converts the shaped and smoothed wave-
form to a current output that can drive 100 meters of
category 5 unshielded twisted pair cable or 150 Ohm
shielded twisted pair cable.
3.8.2 Transmitter - 10 Mbps
The transmitter operation in 10 Mbps mode is much
different than the 100 Mbps transmitter. Even so, the
transmitter still consists of a waveform generator and line
driver.
The purpose of the waveform generator is to shape the
output ransmit pulse. The waveform generator consists of
a ROM, DAC, clock generator, and filter. The DAC
generates a stair-stepped representation of the desired
output waveform. The stairstepped DAC output hen goes
through a low pass filter in order to "smooth" the DAC
output and remove any high frequency components. The
DAC values are determined from the ROM outputs; the
ROM contents are chosen to shape the pulse to the
desired template and are clocked into the DAC at high
speed by the clock generator. In this way, the waveform
generator preshapes the output waveform to be transmit-
ted onto the twisted pair cable to meet the pulse template
requirements outlined in IEEE 802.3 Clause 14 and also
shown in Figure 4. The waveshaper replaces and elimi-
nates external filters on the TP transmit output.
The line driver converts the shaped and smoothed wave-
form to a current output that can drive 100 meters of
category 3/4/5 100 Ohm unshielded twisted pair cable or
150 Ohm shielded twisted pair cable tied directly to the TP
output pins without any external filters. During the idle
period, no output signal is transmitted on the TP outputs
(except link pulse).
相關PDF資料 |
PDF描述 |
|---|---|
| LQT100X | Peripheral IC |
| LQT1KX | Peripheral IC |
| LQT50X3 | Peripheral IC |
| LQT60X3 | Peripheral IC |
| LQV3M2768-3CGR | Peripheral IC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LQ821 | 制造商:POLYFET 制造商全稱:Polyfet RF Devices 功能描述:SILICON GATE ENHANCEMENT MODE RF POWER LDMOS TRANSISTOR |
| LQ9D161 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:DEVICE SPECIFICATION FOR TFT-LCD module |
| LQ9D340 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:Color TFT-LCD Module for Measuring instruments/Banking terminals |
| LQA03TC600 | 功能描述:整流器 Q-Series 600V 3A Ultra Low Qrr RoHS:否 制造商:Vishay Semiconductors 產品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復時間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
| LQA05TC600 | 功能描述:整流器 Q-Series 600V 5A Ultra Low Qrr RoHS:否 制造商:Vishay Semiconductors 產品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復時間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。