- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369830 > LQ80221 LAN Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | LQ80221 |
| 英文描述： | LAN Transceiver |
| 中文描述： | 網(wǎng)絡(luò)收發(fā)器 |
| 文件頁(yè)數(shù)： | 25/91頁(yè) |
| 文件大?。?/td> | 907K |
| 代理商： | LQ80221 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)
80220/80221
4-25
MD400159/E
3.16 FULL DUPLEX MODE
3.16.1 100 Mbps
Full Duplex mode allows transmission and reception to
occur simultaneously. When Full Duplex mode s enabled,
collision is disabled and internal TX_EN to CRS loopback
is disabled.
The device can be either forced into Half or Full Duplex
mode, or the device can detect either Half or Full Duplex
capability from a remote device and automatically place
itself in the correct mode.
The device can be forced into the Full or Half Duplex
modes by setting the duplex bit n the MI serial port Control
register.
The device can automatically configure itself for Full or
Half Duplex modes by using the AutoNegotiation algo-
rithm to advertise and detect Full and Half Duplex capabili-
ties to and from a remote terminal. All of this is described
in detail in the Link Integrity and AutoNegotiation section.
3.16.2 10 Mbps
Full Duplex in 10 Mbps mode is identical to the 100 Mbps
mode.
3.16.3 Full Duplex Indication
Full Duplex detection can be monitored hrough he duplex
bit n the MI serial port Status Output register, or t can also
be programmed to appear on the PLED1 pin by appropri-
ately setting the programmable LED output select bits in
the MI serial port Configuration 2 register as described in
Table 5. When the PLED1 pin is programmed to be a Full
Duplex detect output, this pin is asserted low when the
device s configured or Full Duplex operation. The PLED1
output has both pullup and pulldown driver transistors and
a weak pullup resistor, so it can drive an LED from either
VCC or GND and can also drive a digital input.
3.17 100/10 MBPS SELECTION
3.17.1 General
The device can be forced into either the 100 or 10 Mbps
mode, or the device also can detect 100 or 10 Mbps
capability from a remote device and automatically place
itself in the correct mode.
The device can be forced into either the 100 or 10 Mbps
mode by setting the speed select bit in the MI serial port
Control register.
The device can automatically configure tself for 100 or 10
Mbps mode by using the AutoNegotiation algorithm to
advertise and detect 100 and 10 Mbps capabilities to and
from a remote terminal. All of this is described in detail in
the Link Integrity & AutoNegotiation section.
3.17.2 10/100 Mbps Indication
The device speed (100/10 Mbps) can be determined
through the speed bit in the MI serial port Status Output
register, or it can also be programmed to appear on the
PLED0 pin by setting the programmable LED output
select bits in the MI serial port Configuration 2 register.
When the PLED0 pin is programmed to be speed detect
output, this pin is asserted low when the device is config-
ured for 100 Mbps operation. The PLED0 output has both
pullup and pulldown driver transistors and a weak pullup
resistor, so it can drive an LED from either VCC or GND
and can also drive a digital input.
3.18 LOOPBACK
3.18.1 Internal CRS Loopback
TX_EN is internally looped back onto CRS during every
transmit packet. This internal CRS loopback is disabled
during collision, n Full Duplex mode, n Link Fail State, and
when the transmit disable bit is set in the MI serial port
Configuration 1 register. In 10 Mbps mode, internal CRS
loopback is also disabled when jabber is detected.
The internal CRS loopback can be disabled by setting the
TX_EN to CRS loopback disable bit in the MI serial port
Configuration 1 register. When this bit is set, TX_EN is no
longer looped back to CRS.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LQT100X | Peripheral IC |
| LQT1KX | Peripheral IC |
| LQT50X3 | Peripheral IC |
| LQT60X3 | Peripheral IC |
| LQV3M2768-3CGR | Peripheral IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LQ821 | 制造商:POLYFET 制造商全稱:Polyfet RF Devices 功能描述:SILICON GATE ENHANCEMENT MODE RF POWER LDMOS TRANSISTOR |
| LQ9D161 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:DEVICE SPECIFICATION FOR TFT-LCD module |
| LQ9D340 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:Color TFT-LCD Module for Measuring instruments/Banking terminals |
| LQA03TC600 | 功能描述:整流器 Q-Series 600V 3A Ultra Low Qrr RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時(shí)間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
| LQA05TC600 | 功能描述:整流器 Q-Series 600V 5A Ultra Low Qrr RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時(shí)間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。