- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369830 > LQ80221 LAN Transceiver PDF資料下載
參數(shù)資料
| 型號： | LQ80221 |
| 英文描述： | LAN Transceiver |
| 中文描述： | 網(wǎng)絡(luò)收發(fā)器 |
| 文件頁數(shù)： | 50/91頁 |
| 文件大?。?/td> | 907K |
| 代理商： | LQ80221 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁
80220/80221
MD400159/E
50
5.7 MII CONTROLLER INTERFACE
5.7.1 General
The MII controller interface allows the 80220/80221 to
connect to any external Ethernet controller without any
glue logic provided that the external Ethernet controller
has a MII interface that complies with IEEE 802.3, as
shown in Figures 11-12.
5.7.2 Clocks
Standard Ethernet controllers with a MII use TX_CLK to
clock data in on TXD[3:0]. TX_CLK is specified in IEEE
802.3 and on the 80220/80221 to be an output. If a
nonstandard controller or other digital device is used to
interface to the 80220/80221, there might be a need to
clock TXD[3:0] into the 80220/80221 on the edges of an
external master clock. The master clock, in this case,
would be an input to the 80220/80221. This can be done
by using OSCIN as the master clock input; since OSCIN
generates TX_CLK inside the 80220/80221, data on
TXD[3:0] can be clocked into the 80220/80221 on edges
of output clock TX_CLK or nput clock OSCIN. In the case
where OSCIN is used as the input clock, a crystal is no
longer needed on OSCIN, and TX_CLK can be left open
or used for some other purpose.
5.7.3 Output Drive
The digital outputs on the 80220/80221 controller signals
meet the MII driver characteristics specified n IEEE 802.3
and shown in Figure 14 if external 24.9 ohm 1% termina-
tion resistors are added. These termination resistors are
only needed f the outputs have to drive a MII cable or other
transmission line type load, such as in the external PHY
application shown n Figure 13. If he 80220/80221 s used
in embedded applications, such as adapter cards and
switching hubs shown in Figure 11 and 12, then these
terminations resistors are not needed.
5.7.4 MII Disable
The MII outputs can be placed n the high mpedance state
and inputs disabled by setting the MII disable bit in the MI
serial port Control register. When this bit is set to the
disable state, the TP outputs are also disabled and trans-
Figure 14. MII Output Driver Characteristics
I - V
I
1
, V
1
I
2
, V
2
I
3
, V
3
I
4
, V
4
I (mA)
–20
–4
4
43
V (Volts)
1.10
2.4
0.40
3.05
V
3
I
3
I
4
V
4
Iol
Vol
Voh
V
CC
I
2
V
2
I
1
V
1
Ioh
= 40 ohm
Rol
min
= 40 ohm
Rol
min
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LQT100X | Peripheral IC |
| LQT1KX | Peripheral IC |
| LQT50X3 | Peripheral IC |
| LQT60X3 | Peripheral IC |
| LQV3M2768-3CGR | Peripheral IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LQ821 | 制造商:POLYFET 制造商全稱:Polyfet RF Devices 功能描述:SILICON GATE ENHANCEMENT MODE RF POWER LDMOS TRANSISTOR |
| LQ9D161 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:DEVICE SPECIFICATION FOR TFT-LCD module |
| LQ9D340 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:Color TFT-LCD Module for Measuring instruments/Banking terminals |
| LQA03TC600 | 功能描述:整流器 Q-Series 600V 3A Ultra Low Qrr RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
| LQA05TC600 | 功能描述:整流器 Q-Series 600V 5A Ultra Low Qrr RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。