- 您現在的位置：買賣IC網 > PDF目錄360999 > ISP1582BS (NXP SEMICONDUCTORS) Hi-Speed Universal Serial Bus peripheral controller PDF資料下載
參數資料
| 型號： | ISP1582BS |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線控制器 |
| 英文描述： | Hi-Speed Universal Serial Bus peripheral controller |
| 中文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQCC56 |
| 封裝： | 8 X 8 MM, 0.85 MM PITCH, PLASTIC, MO-220, SOT-684-1, HVQFN-56 |
| 文件頁數： | 33/66頁 |
| 文件大?。?/td> | 325K |
| 代理商： | ISP1582BS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
Philips Semiconductors
ISP1582
Hi-Speed USB peripheral controller
Preliminary data
Rev. 03 — 25 August 2004
33 of 66
9397 750 13699
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9.3.2
Control Function register (address: 28h)
The Control Function register performs the buffer management on endpoints. It
consists of 1 byte, and the bit configuration is given in
Table 33
. The register bits can
stall, clear or validate any enabled data endpoint. Before accessing this register, the
Endpoint Index register must be written first to specify the target endpoint.
9.3.3
Data Port register (address: 20h)
This 2-byte register provides direct access for a microcontroller to the FIFO of the
indexed endpoint. The bit allocation is shown in
Table 35
.
Table 33:
Bit
Symbol
Reset
Bus reset
Access
Control Function register: bit allocation
7
reserved
-
-
R/W
R/W
6
5
4
3
2
1
0
CLBUF
0
0
R/W
VENDP
0
0
R/W
DSEN
0
0
R/W
STATUS
0
0
R/W
STALL
0
0
R/W
-
-
-
-
R/W
Table 34:
Bit
7 to 5
4
Control Function register: bit description
Symbol
Description
-
reserved
CLBUF
Clear Buffer:
Logic 1 clears the RX buffer of the indexed endpoint; the TX
buffer is not affected. The RX buffer is automatically cleared once the
endpoint is completely read. This bit is set only when it is necessary to
forcefully clear the buffer.
VENDP
Validate Endpoint:
Logic 1 validates the data in the TX FIFO of an IN
endpoint for sending on the next IN token. In general, the endpoint is
automatically validated when its FIFO byte count has reached the
endpoint MaxPacketSize. This bit is set only when it is necessary to
validate the endpoint with the FIFO byte count which is below the
Endpoint MaxPacketSize.
DSEN
Data Stage Enable
: This bit controls the response of the ISP1582 to a
control transfer. When this bit is set, the ISP1582 goes to the data stage;
otherwise, the ISP1582 will NAK the data stage transfer until the firmware
explicitly responds to the setup command.
STATUS
Status Acknowledge:
Only applicable for control IN/OUT.
This bit controls the generation of ACK or NAK during the status stage of
a SETUP transfer. It is automatically cleared when the status stage is
completed, or when a SETUP token is received. No interrupt signal will be
generated.
3
2
1
0 —
Sends NAK
1 —
Sends an empty packet following the IN token (host-to-peripheral) or
ACK following the OUT token (peripheral-to-host).
Stall Endpoint
: Logic 1 stalls the indexed endpoint. This bit is not
applicable for isochronous transfers.
Remark:
‘Stall’ing a data endpoint will confuse the Data Toggle bit about
the stalled endpoint because the internal logic picks up from where it is
stalled. Therefore, the Data Toggle bit must be reset by disabling and
reenabling the corresponding endpoint (by setting bit ENABLE to logic 0
or logic 1 in the Endpoint Type register) to reset the PID.
0
STALL
相關PDF資料 |
PDF描述 |
|---|---|
| ISP1583 | Hi-Speed Universal Serial Bus peripheral controller |
| ISP1583BS | Hi-Speed Universal Serial Bus peripheral controller |
| ISP1760BE | Hi-Speed Universal Serial Bus host controller for embedded applications |
| ISP1760 | Hi-Speed Universal Serial Bus host controller for embedded applications |
| ISP1761 | Hi-Speed Universal Serial Bus On-The-Go controller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ISP1582BS,518 | 功能描述:USB 接口集成電路 USB PERIPH CNTRLR RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1582BS,551 | 功能描述:USB 接口集成電路 HI-SPEED USB2 DEVICE RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1582BS,557 | 功能描述:USB 接口集成電路 HI-SPEED USB2 DEVICE RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1582BSGA | 功能描述:IC UBS CTRL HI-SPEED 56HVQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標準包裝:3,000 系列:- 應用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應商設備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| ISP1582BS-S | 功能描述:USB 接口集成電路 HI-SPEED USB2 DEVICE RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復。