- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360999 > ISP1582BS (NXP SEMICONDUCTORS) Hi-Speed Universal Serial Bus peripheral controller PDF資料下載
參數(shù)資料
| 型號： | ISP1582BS |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線控制器 |
| 英文描述： | Hi-Speed Universal Serial Bus peripheral controller |
| 中文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQCC56 |
| 封裝： | 8 X 8 MM, 0.85 MM PITCH, PLASTIC, MO-220, SOT-684-1, HVQFN-56 |
| 文件頁數(shù)： | 26/66頁 |
| 文件大?。?/td> | 325K |
| 代理商： | ISP1582BS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
Philips Semiconductors
ISP1582
Hi-Speed USB peripheral controller
Preliminary data
Rev. 03 — 25 August 2004
26 of 66
9397 750 13699
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
When SoftConnect and V
BUS
are not present (except in OTG), the USB bus activities
are not qualified. Therefore, the chip will follow the suspend command to enter
suspend mode (the clock is controlled by bit CLKAON).
When V
BUS
is off, the 1.5 k
pull-up resister is disconnected from pin DP in
approximately 4 ns via bit SOFTCT in the Mode register and a suspend interrupt is
set with some latency (debounce and disqualify USB traffic).
When bit SOFTCT is set to logic 0, no interrupt is generated. The firmware can issue
a suspend command, followed by the resetting of bit SOFTCT to suspend the chip.
If OTG is logic 1, the pull-up resistor on pin DP depends on D+ line (V
BUS
sensing
status). Bit DP operates as normal, so the firmware must mask suspend and wake-up
interrupt events. When SRP is completed, the device should clear OTG.
7
CLKAON
Clock Always On:
Logic 1 indicates that the internal clocks are
always running when in the suspend state. Logic 0 switches off the
internal oscillator and PLL when the device goes into suspend
mode. The device will consume less power if this bit is set to logic 0.
The clock is stopped after a delay of approximately 2 ms, following
which bit GOSUSP is set.
Send Resume:
Writing logic 1, followed by logic 0 will generate an
upstream resume signal of 10 ms duration, after a 5 ms delay.
Go Suspend:
Writing logic 1, followed by logic 0 will activate
suspend mode.
Soft Reset:
Writing logic 1, followed by logic 0 will enable a
software-initiated reset to the ISP1582. A soft reset is similar to a
hardware-initiated reset (via pin RESET_N).
Global Interrupt Enable:
Logic 1 enables all interrupts. Individual
interrupts can be masked by clearing the corresponding bits in the
Interrupt Enable register.
When this bit is not set, an unmasked interrupt will not generate an
interrupt trigger on the interrupt pin. If global interrupt, however, is
enabled while there is any pending unmasked interrupt, an interrupt
signal will be immediately generated on the interrupt pin. (If the
interrupt is set to pulse mode, the interrupt events that were
generated before the global interrupt is enabled may be dropped).
Wake up on Chip Select:
Logic 1 enables wake-up from suspend
mode through a valid register read on the ISP1582. (A read will
invoke the chip clock to restart. If you write to the register before the
clock gets stable, it may cause malfunctioning).
Pin SUSPEND output control.
6
SNDRSU
5
GOSUSP
4
SFRESET
3
GLINTENA
2
WKUPCS
1
PWRON
0 —
Pin SUSPEND is HIGH when the ISP1582 is in the suspend
state. Otherwise, pin SUSPEND is LOW.
1 —
When the device is woken up from the suspend state, there will
be a 1 ms active HIGH pulse on pin SUSPEND. Pin SUSPEND will
remain LOW in all other states.
SoftConnect:
Logic 1 enables the connection of the 1.5 k
pull-up
resistor on pin RPU to the DP line. Bus reset value: unchanged.
0
SOFTCT
Table 21:
Bit
Mode register: bit description
…continued
Symbol
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1583 | Hi-Speed Universal Serial Bus peripheral controller |
| ISP1583BS | Hi-Speed Universal Serial Bus peripheral controller |
| ISP1760BE | Hi-Speed Universal Serial Bus host controller for embedded applications |
| ISP1760 | Hi-Speed Universal Serial Bus host controller for embedded applications |
| ISP1761 | Hi-Speed Universal Serial Bus On-The-Go controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1582BS,518 | 功能描述:USB 接口集成電路 USB PERIPH CNTRLR RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1582BS,551 | 功能描述:USB 接口集成電路 HI-SPEED USB2 DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1582BS,557 | 功能描述:USB 接口集成電路 HI-SPEED USB2 DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1582BSGA | 功能描述:IC UBS CTRL HI-SPEED 56HVQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標準包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| ISP1582BS-S | 功能描述:USB 接口集成電路 HI-SPEED USB2 DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。