參數(shù)資料
型號: ISP1581
廠商: NXP Semiconductors N.V.
英文描述: Universal Serial Bus 2.0 high-speed interface device
中文描述: 通用串行總線2.0高速接口設(shè)備
文件頁數(shù): 6/73頁
文件大小: 1819K
代理商: ISP1581
Philips Semiconductors
ISP1581
USB 2.0 HS interface device
Objective specification
Rev. 02 — 23 October 2000
6 of 73
9397 750 07648
Philips Electronics N.V. 2000. All rights reserved.
MODE0/DA1
20
I/O
during power-up
: input to select the read/write strobe
functionality in generic processor mode
0 —
Motorola style: pin 26 is R/W and pin 27 is DS
1 —
8051 style: pin 26 is RD and pin 27 is WR
normal operation
: address output to select the task file
register of an ATAPI device
address output to select the task file register of an ATAPI
device
Generic processor mode
: ready signal (READY; output)
A LOW level signals that ISP1581 is processing a previous
command or data and is not ready for the next command or
data transfer; a HIGH level signals that ISP1581 is ready
for the next microprocessor read or write.
Split Bus mode
: DMA ready signal (IORDY; input); used
for accessing ATAPI peripherals (PIO and UDMA modes
only).
analog ground
supply voltage (3.3 V
±
10%); supplies internal digital
circuits
chip select input
input; function is determined by input MODE0 at power-up:
MODE0 = 0 —
pin functions as R/W (Motorola style)
MODE0 = 1 —
pin functions as RD (8051 style).
input; function is determined by input MODE0 at power-up:
MODE0 = 0 —
pin functions as DS (Motorola style)
MODE0 = 1 —
pin functions as WR (8051 style).
interrupt output; programmable polarity (active HIGH or
LOW) and signaling (edge or level triggered)
input; function determined by input MODE1 during
power-up:
MODE1 = 0 —
address latch enable; a falling edge latches
the address on the multiplexed address/data bus (AD[7:0])
MODE1 = 1 —
address/data selection on AD[7:0]; a logic 1
indicates that an address will be written at the next WR
pulse; a logic 0 indicates that data will be written at the next
WR pulse; used in Split Bus mode only.
bit 0 of multiplexed address/data
bit 1 of multiplexed address/data
bit 2 of multiplexed address/data
bit 3 of multiplexed address/data
bit 4 of multiplexed address/data
bit 5 of multiplexed address/data
digital ground
supply voltage (3.3 or 5.0 V)
bit 6 of multiplexed address/data
DA2
21
O
READY/
IORDY
22
I/O
AGND
V
CC(3.3)
23
24
-
-
CS
(R/W)/RD
25
26
I
I
DS/WR
27
I
INT
28
O
ALE/A0
29
I
AD0
AD1
AD2
AD3
AD4
AD5
DGND
V
CC(5.0)
AD6
30
31
32
33
34
35
36
37
38
I/O
I/O
I/O
I/O
I/O
I/O
-
-
I/O
Table 2:
Symbol
[1]
Pin description for LQFP64
…continued
Pin
Type
[2]
Description
相關(guān)PDF資料
PDF描述
ISP1581BD Universal Serial Bus 2.0 high-speed interface device
ISP1582 Hi-Speed Universal Serial Bus peripheral controller
ISP1582BS Hi-Speed Universal Serial Bus peripheral controller
ISP1583 Hi-Speed Universal Serial Bus peripheral controller
ISP1583BS Hi-Speed Universal Serial Bus peripheral controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISP1581BD 功能描述:IC USB PERIPHERAL CTRLR 64-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1581BD-S 功能描述:IC USB CTRL HI-SPEED 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1581BD-T 功能描述:IC USB CTRL HI-SPEED 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1582 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Hi-Speed Universal Serial Bus peripheral controller
ISP1582 PCI EVALKIT 功能描述:PCI BUS EVAL KIT ISP1582 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板