- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17109 > EVAL-ADUC7029QSZ (Analog Devices Inc)EVAL DEV SYSTEM FOR ADUC7029 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADUC7029QSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 47/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL DEV SYSTEM FOR ADUC7029 |
| 設(shè)計資源： | ADuC70xx Serial Download Protocol ADuC7029 Dev System Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
Data Sheet
ADuC7019/20/21/22/24/25/26/27/28/29
Rev. F | Page 47 of 104
Table 18. ADCCON MMR Bit Designations
Bit
Value
Description
15:13
Reserved.
12:10
ADC clock speed.
000
fADC/1. This divider is provided to obtain
1 MSPS ADC with an external clock <41.78 MHz.
001
fADC/2 (default value).
010
fADC/4.
011
fADC/8.
100
fADC/16.
101
fADC/32.
9:8
ADC acquisition time.
00
Two clocks.
01
Four clocks.
10
Eight clocks (default value).
11
16 clocks.
7
Enable start conversion.
Set by the user to start any type of conversion
command. Cleared by the user to disable a
start conversion (clearing this bit does not
stop the ADC when continuously converting).
6
Reserved.
5
ADC power control.
Set by the user to place the ADC in normal
mode (the ADC must be powered up for at least
5 μs before it converts correctly). Cleared by the
user to place the ADC in power-down mode.
4:3
Conversion mode.
00
Single-ended mode.
01
Differential mode.
10
Pseudo differential mode.
11
Reserved.
2:0
Conversion type.
000
Enable CONVSTART pin as a conversion input.
001
Enable Timer1 as a conversion input.
010
Enable Timer0 as a conversion input.
011
Single software conversion. Sets to 000 after
conversion (note that Bit 7 of ADCCON MMR
should be cleared after starting a single
software conversion to avoid further
conversions triggered by the CONVSTART pin).
100
Continuous software conversion.
101
PLA conversion.
Other
Reserved.
Table 19. ADCCP Register
Name
Address
Default Value
Access
ADCCP
0xFFFF0504
0x00
R/W
ADCCP is an ADC positive channel selection register. This
MMR is described in Table 20.
Table 20. ADCCP1 MMR Bit Designation
Bit
Value
Description
7:5
Reserved.
4:0
Positive channel selection bits.
00000
ADC0.
00001
ADC1.
00010
ADC2.
00011
ADC3.
00100
ADC4.
00101
ADC5.
00110
ADC6.
00111
ADC7.
01000
ADC8.
01001
ADC9.
01010
ADC10.
01011
ADC11.
01100
DAC0/ADC12.
01101
DAC1/ADC13.
01110
DAC2/ADC14.
01111
DAC3/ADC15.
10000
Temperature sensor.
10001
AGND (self-diagnostic feature).
10010
Internal reference (self-diagnostic feature).
10011
AVDD/2.
Others
Reserved.
1
ADC and DAC channel availability depends on the part model. See Ordering
Guide for details.
Table 21. ADCCN Register
Name
Address
Default Value
Access
ADCCN
0xFFFF0508
0x01
R/W
ADCCN is an ADC negative channel selection register. This
MMR is described in Table 22.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-ADUC824QSZ | KIT DEV QUICK START ADUC824 |
| RPS-1K-22-18/2.0-9 | HEAT SHRINK SLEEVE |
| EBM31DCMN | CONN EDGECARD 62POS .156 WW |
| REC5-243.3DRWZ/H/B | CONV DC/DC 5W 9-36VIN +/-3.3V |
| ADR06WARZ-R7 | IC VREF SERIES PREC 3V 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC7029QSZ | 制造商:Analog Devices 功能描述:Silicon Manufacturer:Analog Devices C |
| EVAL-ADUC7032QSPZ | 制造商:Analog Devices 功能描述:EVAL BD FOR ADUC7032 - Bulk |
| EVAL-ADUC7033QSPZ | 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk |
| EVAL-ADUC7034QSPZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) |
| EVAL-ADUC7036QSPZ | 功能描述:BOARD EVAL FOR ADUC7036 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:QuickStart™ PLUS 套件 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。