- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17109 > EVAL-ADUC7029QSZ (Analog Devices Inc)EVAL DEV SYSTEM FOR ADUC7029 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADUC7029QSZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 30/104頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | EVAL DEV SYSTEM FOR ADUC7029 |
| 設(shè)計(jì)資源： | ADuC70xx Serial Download Protocol ADuC7029 Dev System Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)
Data Sheet
ADuC7019/20/21/22/24/25/26/27/28/29
Rev. F | Page 31 of 104
ADUC7028
A
8
7
6
5
4
3
2
1
B
C
D
E
F
G
H
BOTTOM VIEW
(Not to Scale)
04955-
086
Figure 26. 64-Ball CSP_BGA Pin Configuration (ADuC7028)
Table 14. Pin Function Descriptions (ADuC7028)
Ball No.
Mnemonic
Description
A1
ADC3/CMP1
Single-Ended or Differential Analog Input 3/Comparator Negative Input.
A2
DACVDD
3.3 V Power Supply for the DACs. Must be connected to AVDD.
A3
AVDD
3.3 V Analog Power.
A4
AGND
Analog Ground. Ground reference point for the analog circuitry.
A5
DACGND
Ground for the DAC. Typically connected to AGND.
A6
P4.2/PLAO[10]
General-Purpose Input and Output Port 4.2/Programmable Logic Array Output Element 10.
A7
P1.1/SPM1/PLAI[1]
Serial Port Multiplexed. General-Purpose Input and Output Port 1.1/UART, I2C0/Programmable
Logic Array Input Element 1.
A8
P1.2/SPM2/PLAI[2]
Serial Port Multiplexed. General-Purpose Input and Output Port 1.2/UART, I2C1/Programmable
Logic Array Input Element 2.
B1
ADC4
Single-Ended or Differential Analog Input 4.
B2
ADC2/CMP0
Single-Ended or Differential Analog Input 2/Comparator Positive Input.
B3
ADC1
Single-Ended or Differential Analog Input 1.
B4
DACREF
External Voltage Reference for the DACs. Range: DACGND to DACVDD.
B5
VREF
2.5 V Internal Voltage Reference. Must be connected to a 0.47 F capacitor when using the
internal reference.
B6
P1.0/T1/SPM0/PLAI[0]
Serial Port Multiplexed. General-Purpose Input and Output Port 1.0/Timer1 Input/UART, I2C0/
Programmable Logic Array Input Element 0.
B7
P1.4/SPM4/PLAI[4]/IRQ2
Serial Port Multiplexed. General-Purpose Input and Output Port 1.4/UART, SPI/Programmable
Logic Array Input Element 4/External Interrupt Request 2, Active High.
B8
P1.3/SPM3/PLAI[3]
Serial Port Multiplexed. General-Purpose Input and Output Port 1.3/UART, I2C1/Programmable
Logic Array Input Element 3.
C1
ADC6
Single-Ended or Differential Analog Input 6.
C2
ADC5
Single-Ended or Differential Analog Input 5.
C3
ADC0
Single-Ended or Differential Analog Input 0.
C4
P4.5/PLAO[13]
General-Purpose Input and Output Port 4.5/Programmable Logic Array Output Element 13.
C5
P4.3/PLAO[11]
General-Purpose Input and Output Port 4.3/Programmable Logic Array Output Element 11.
C6
P4.0/PLAO[8]
General-Purpose Input and Output Port 4.0/Programmable Logic Array Output Element 8.
C7
P4.1/PLAO[9]
General-Purpose Input and Output Port 4.1/Programmable Logic Array Output Element 9.
C8
IOGND
Ground for GPIO (see Table 78). Typically connected to DGND.
D1
ADCNEG
Bias Point or Negative Analog Input of the ADC in Pseudo Differential Mode. Must be
connected to the ground of the signal to convert. This bias point must be between 0 V and 1 V.
D2
GNDREF
Ground Voltage Reference for the ADC. For optimal performance, the analog power supply
should be separated from IOGND and DGND.
D3
ADC7
Single-Ended or Differential Analog Input 7.
D4
P4.4/PLAO[12]
General-Purpose Input and Output Port 4.4/Programmable Logic Array Output Element 12.
D5
P3.6/PWMTRIP/PLAI[14]
General-Purpose Input and Output Port 3.6/PWM Safety Cutoff/Programmable Logic Array
Input Element 14.
D6
P1.7/SPM7/PLAO[0]
Serial Port Multiplexed. General-Purpose Input and Output Port 1.7/UART, SPI/Programmable
Logic Array Output Element 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-ADUC824QSZ | KIT DEV QUICK START ADUC824 |
| RPS-1K-22-18/2.0-9 | HEAT SHRINK SLEEVE |
| EBM31DCMN | CONN EDGECARD 62POS .156 WW |
| REC5-243.3DRWZ/H/B | CONV DC/DC 5W 9-36VIN +/-3.3V |
| ADR06WARZ-R7 | IC VREF SERIES PREC 3V 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC7029QSZ | 制造商:Analog Devices 功能描述:Silicon Manufacturer:Analog Devices C |
| EVAL-ADUC7032QSPZ | 制造商:Analog Devices 功能描述:EVAL BD FOR ADUC7032 - Bulk |
| EVAL-ADUC7033QSPZ | 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk |
| EVAL-ADUC7034QSPZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) |
| EVAL-ADUC7036QSPZ | 功能描述:BOARD EVAL FOR ADUC7036 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:QuickStart™ PLUS 套件 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。