P3.6/AD6/PWM
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� EVAL-ADUC7029QSZ
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 29/104闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� EVAL DEV SYSTEM FOR ADUC7029
瑷�(sh猫)瑷�(j矛)璩囨簮锛� ADuC70xx Serial Download Protocol
ADuC7029 Dev System Schematic
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1
绯诲垪锛� *
ADuC7019/20/21/22/24/25/26/27/28/29
Data Sheet
Rev. F | Page 30 of 104
Pin No.
Mnemonic
Description
46
P3.6/AD6/PWMTRIP/PLAI[14]
General-Purpose Input and Output Port 3.6/External Memory Interface/PWM Safety Cutoff/
Programmable Logic Array Input Element 14.
47
P3.7/AD7/PWMSYNC/PLAI[15]
General-Purpose Input and Output Port 3.7/External Memory Interface/PWM Synchronization/
Programmable Logic Array Input Element 15.
48
P2.7/PWM1L/MS3
General-Purpose Input and Output Port 2.7/PWM Phase 1 Low-Side Output/External Memory
Select 3.
49
P2.1/WS/PWM0H/PLAO[6]
General-Purpose Input and Output Port 2.1/External Memory Write Strobe/PWM Phase 0 High-
Side Output/Programmable Logic Array Output Element 6.
50
P2.2/RS/PWM0L/PLAO[7]
General-Purpose Input and Output Port 2.2/External Memory Read Strobe/PWM Phase 0 Low-
Side Output/Programmable Logic Array Output Element 7.
51
P1.7/SPM7/PLAO[0]
Serial Port Multiplexed. General-Purpose Input and Output Port 1.7/UART, SPI/Programmable Logic
Array Output Element 0.
52
P1.6/SPM6/PLAI[6]
Serial Port Multiplexed. General-Purpose Input and Output Port 1.6/UART, SPI/Programmable Logic
Array Input Element 6.
53
IOGND
Ground for GPIO (see Table 78). Typically connected to DGND.
54
IOVDD
3.3 V Supply for GPIO (see Table 78) and Input of the On-Chip Voltage Regulator.
55
P4.0/AD8/PLAO[8]
General-Purpose Input and Output Port 4.0/External Memory Interface/Programmable Logic
Array Output Element 8.
56
P4.1/AD9/PLAO[9]
General-Purpose Input and Output Port 4.1/External Memory Interface/Programmable Logic
Array Output Element 9.
57
P1.5/SPM5/PLAI[5]/IRQ3
Serial Port Multiplexed. General-Purpose Input and Output Port 1.5/UART, SPI/Programmable Logic
Array Input Element 5/External Interrupt Request 3, Active High.
58
P1.4/SPM4/PLAI[4]/IRQ2
Serial Port Multiplexed. General-Purpose Input and Output Port 1.4/UART, SPI/Programmable Logic
Array Input Element 4/External Interrupt Request 2, Active High.
59
P1.3/SPM3/PLAI[3]
Serial Port Multiplexed. General-Purpose Input and Output Port 1.3/UART, I2C1/Programmable
Logic Array Input Element 3.
60
P1.2/SPM2/PLAI[2]
Serial Port Multiplexed. General-Purpose Input and Output Port 1.2/UART, I2C1/Programmable
Logic Array Input Element 2.
61
P1.1/SPM1/PLAI[1]
Serial Port Multiplexed. General-Purpose Input and Output Port 1.1/UART, I2C0/Programmable
Logic Array Input Element 1.
62
P1.0/T1/SPM0/PLAI[0]
Serial Port Multiplexed. General-Purpose Input and Output Port 1.0/Timer1 Input/UART, I2C0/
Programmable Logic Array Input Element 0.
63
P4.2/AD10/PLAO[10]
General-Purpose Input and Output Port 4.2/External Memory Interface/Programmable Logic
Array Output Element 10.
64
P4.3/AD11/PLAO[11]
General-Purpose Input and Output Port 4.3/External Memory Interface/Programmable Logic
Array Output Element 11.
65
P4.4/AD12/PLAO[12]
General-Purpose Input and Output Port 4.4/External Memory Interface/Programmable Logic
Array Output Element 12.
66
P4.5/AD13/PLAO[13]
General-Purpose Input and Output Port 4.5/External Memory Interface/Programmable Logic
Array Output Element 13.
67
REFGND
Ground for the Reference. Typically connected to AGND.
68
VREF
2.5 V Internal Voltage Reference. Must be connected to a 0.47 渭F capacitor when using the
internal reference.
69
DACREF
External Voltage Reference for the DACs. Range: DACGND to DACVDD.
70
DACGND
Ground for the DAC. Typically connected to AGND.
71, 72
AGND
Analog Ground. Ground reference point for the analog circuitry.
73, 74
AVDD
3.3 V Analog Power.
75
DACVDD
3.3 V Power Supply for the DACs. Must be connected to AVDD.
76
ADC11
Single-Ended or Differential Analog Input 11.
77
ADC0
Single-Ended or Differential Analog Input 0.
78
ADC1
Single-Ended or Differential Analog Input 1.
79
ADC2/CMP0
Single-Ended or Differential Analog Input 2/Comparator Positive Input.
80
ADC3/CMP1
Single-Ended or Differential Analog Input 3/Comparator Negative Input.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
EVAL-ADUC824QSZ KIT DEV QUICK START ADUC824
RPS-1K-22-18/2.0-9 HEAT SHRINK SLEEVE
EBM31DCMN CONN EDGECARD 62POS .156 WW
REC5-243.3DRWZ/H/B CONV DC/DC 5W 9-36VIN +/-3.3V
ADR06WARZ-R7 IC VREF SERIES PREC 3V 8SOIC
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
EVAL-ADUC7029QSZ 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:Silicon Manufacturer:Analog Devices C
EVAL-ADUC7032QSPZ 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:EVAL BD FOR ADUC7032 - Bulk
EVAL-ADUC7033QSPZ 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:QUICK START DEVELOPMENT SYSTEM - Bulk
EVAL-ADUC7034QSPZ 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:EVALUATION BOARD - Boxed Product (Development Kits)
EVAL-ADUC7036QSPZ 鍔熻兘鎻忚堪:BOARD EVAL FOR ADUC7036 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 瑭曚及婕旂ず鏉垮拰濂椾欢 绯诲垪:QuickStart™ PLUS 濂椾欢 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:PSoC® 涓昏鐩殑:闆绘簮绠＄悊锛岀啽绠＄悊 宓屽叆寮�:- 宸茬敤 IC / 闆朵欢:- 涓昏灞€�:- 娆¤灞€�:- 宸蹭緵鐗╁搧:鏉�锛孋D锛岄浕婧�
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�

閲囪臣闇€姹�

(鑻ュ彧閲囪臣涓€姊濆瀷铏燂紝濉涓€琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩笺€備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�锛屾煡鐪嬪牨(b脿o)鍍�(ji脿)

*鍨嬭櫉 *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉 灏佽
娣诲姞鏇村閲囪臣

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*