- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗17109 > EVAL-ADUC7029QSZ (Analog Devices Inc)EVAL DEV SYSTEM FOR ADUC7029 PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | EVAL-ADUC7029QSZ |
| 寤犲晢锛� | Analog Devices Inc |
| 鏂囦欢闋佹暩(sh霉)锛� | 25/104闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | EVAL DEV SYSTEM FOR ADUC7029 |
| 瑷�(sh猫)瑷堣硣婧愶細 | ADuC70xx Serial Download Protocol ADuC7029 Dev System Schematic |
| 妯欐簴鍖呰锛� | 1 |
| 绯诲垪锛� | * |
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�鐣跺墠绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�绗�69闋�绗�70闋�绗�71闋�绗�72闋�绗�73闋�绗�74闋�绗�75闋�绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�绗�89闋�绗�90闋�绗�91闋�绗�92闋�绗�93闋�绗�94闋�绗�95闋�绗�96闋�绗�97闋�绗�98闋�绗�99闋�绗�100闋�绗�101闋�绗�102闋�绗�103闋�绗�104闋�
Data Sheet
ADuC7019/20/21/22/24/25/26/27/28/29
Rev. F | Page 27 of 104
Pin No.
Mnemonic
Description
37
P3.6/PWMTRIP/PLAI[14]
General-Purpose Input and Output Port 3.6/PWM Safety Cutoff/Programmable Logic Array Input
Element 14.
38
P3.7/PWMSYNC/PLAI[15]
General-Purpose Input and Output Port 3.7/PWM Synchronization Input and Output/
Programmable Logic Array Input Element 15.
39
P1.7/SPM7/PLAO[0]
Serial Port Multiplexed. General-Purpose Input and Output Port 1.7/UART, SPI/Programmable
Logic Array Output Element 0.
40
P1.6/SPM6/PLAI[6]
Serial Port Multiplexed. General-Purpose Input and Output Port 1.6/UART, SPI/Programmable
Logic Array Input Element 6.
41
IOGND
Ground for GPIO (see Table 78). Typically connected to DGND.
42
IOVDD
3.3 V Supply for GPIO (see Table 78) and Input of the On-Chip Voltage Regulator.
43
P4.0/PLAO[8]
General-Purpose Input and Output Port 4.0/Programmable Logic Array Output Element 8.
44
P4.1/PLAO[9]
General-Purpose Input and Output Port 4.1/Programmable Logic Array Output Element 9.
45
P1.5/SPM5/PLAI[5]/IRQ3
Serial Port Multiplexed. General-Purpose Input and Output Port 1.5/UART, SPI/Programmable
Logic Array Input Element 5/External Interrupt Request 3, Active High.
46
P1.4/SPM4/PLAI[4]/IRQ2
Serial Port Multiplexed. General-Purpose Input and Output Port 1.4/UART, SPI/Programmable
Logic Array Input Element 4/External Interrupt Request 2, Active High.
47
P1.3/SPM3/PLAI[3]
Serial Port Multiplexed. General-Purpose Input and Output Port 1.3/UART, I2C1/Programmable
Logic Array Input Element 3.
48
P1.2/SPM2/PLAI[2]
Serial Port Multiplexed. General-Purpose Input and Output Port 1.2/UART, I2C1/Programmable
Logic Array Input Element 2.
49
P1.1/SPM1/PLAI[1]
Serial Port Multiplexed. General-Purpose Input and Output Port 1.1/UART, I2C0/Programmable Logic
Array Input Element 1.
50
P1.0/T1/SPM0/PLAI[0]
Serial Port Multiplexed. General-Purpose Input and Output Port 1.0/Timer1 Input/UART, I2C0/
Programmable Logic Array Input Element 0.
51
P4.2/PLAO[10]
General-Purpose Input and Output Port 4.2/Programmable Logic Array Output Element 10.
52
P4.3/PLAO[11]
General-Purpose Input and Output Port 4.3/Programmable Logic Array Output Element 11.
53
P4.4/PLAO[12]
General-Purpose Input and Output Port 4.4/Programmable Logic Array Output Element 12.
54
P4.5/PLAO[13]
General-Purpose Input and Output Port 4.5/Programmable Logic Array Output Element 13.
55
VREF
2.5 V Internal Voltage Reference. Must be connected to a 0.47 F capacitor when using the
internal reference.
56
DACREF
External Voltage Reference for the DACs. Range: DACGND to DACVDD.
57
DACGND
Ground for the DAC. Typically connected to AGND.
58
AGND
Analog Ground. Ground reference point for the analog circuitry.
59
AVDD
3.3 V Analog Power.
60
DACVDD
3.3 V Power Supply for the DACs. Must be connected to AVDD.
61
ADC0
Single-Ended or Differential Analog Input 0.
62
ADC1
Single-Ended or Differential Analog Input 1.
63
ADC2/CMP0
Single-Ended or Differential Analog Input 2/Comparator Positive Input.
64
ADC3/CMP1
Single-Ended or Differential Analog Input 3/Comparator Negative Input.
0
EP
Exposed Pad. The pin configuration for the ADuC7024/ADuC7025 LFCSP_VQ has an exposed pad
that must be soldered for mechanical purposes and left unconnected.
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| EVAL-ADUC824QSZ | KIT DEV QUICK START ADUC824 |
| RPS-1K-22-18/2.0-9 | HEAT SHRINK SLEEVE |
| EBM31DCMN | CONN EDGECARD 62POS .156 WW |
| REC5-243.3DRWZ/H/B | CONV DC/DC 5W 9-36VIN +/-3.3V |
| ADR06WARZ-R7 | IC VREF SERIES PREC 3V 8SOIC |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| EVAL-ADUC7029QSZ | 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:Silicon Manufacturer:Analog Devices C |
| EVAL-ADUC7032QSPZ | 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:EVAL BD FOR ADUC7032 - Bulk |
| EVAL-ADUC7033QSPZ | 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:QUICK START DEVELOPMENT SYSTEM - Bulk |
| EVAL-ADUC7034QSPZ | 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:EVALUATION BOARD - Boxed Product (Development Kits) |
| EVAL-ADUC7036QSPZ | 鍔熻兘鎻忚堪:BOARD EVAL FOR ADUC7036 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣紝闁嬬櫦(f膩)绯荤当(t菕ng) >> 瑭曚及婕旂ず鏉垮拰濂椾欢 绯诲垪:QuickStart™ PLUS 濂椾欢 妯欐簴鍖呰:1 绯诲垪:PSoC® 涓昏鐩殑:闆绘簮绠＄悊锛岀啽绠＄悊 宓屽叆寮�:- 宸茬敤 IC / 闆朵欢:- 涓昏灞€�:- 娆¤灞€�:- 宸蹭緵鐗╁搧:鏉匡紝CD锛岄浕婧� |
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
