
DSP56321 Technical Data, Rev. 11
A-8
Freescale Semiconductor
Power Consumption Benchmark
M_FSL1 EQU 8               
M_FSR EQU 9               
M_FSP EQU 10              
M_CKP EQU 11              
M_SYN EQU 12              
M_MOD EQU 13              
M_SSTE EQU $1C000        
M_SSTE2 EQU 14              
M_SSTE1 EQU 15              
M_SSTE0 EQU 16             
M_SSRE EQU 17             
M_SSTIE EQU 18            
M_SSRIE EQU 19              
M_STLIE EQU 20              
M_SRLIE EQU 21              
M_STEIE EQU 22              
M_SREIE EQU 23 
; Frame Sync Length 1
; Frame Sync Relative Timing
; Frame Sync Polarity
; Clock Polarity                           
; Sync/Async Control                       
; SSI Mode Select
; SSI Transmit enable Mask                  
; SSI Transmit #2 Enable                   
; SSI Transmit #1 Enable                    
; SSI Transmit #0 Enable                    
; SSI Receive Enable                       
; SSI Transmit Interrupt Enable            
; SSI Receive Interrupt Enable              
; SSI Transmit Last Slot Interrupt Enable 
; SSI Receive Last Slot Interrupt Enable 
; SSI Transmit Error Interrupt Enable 
; SI Receive Error Interrupt Enable              
;       SSI Status Register Bit Flags                                       
M_IF EQU $3              
M_IF0 EQU 0               
M_IF1 EQU 1               
M_TFS EQU 2               
M_RFS EQU 3               
M_TUE EQU 4               
M_ROE EQU 5               
M_TDE EQU 6               
M_RDF EQU 7               
; Serial Input Flag Mask           
; Serial Input Flag 0                      
; Serial Input Flag 1                      
; Transmit Frame Sync Flag                 
; Receive Frame Sync Flag                  
; Transmitter Underrun Error FLag          
; Receiver Overrun Error Flag              
; Transmit Data Register Empty             
; Receive Data Register Full
;       SSI Transmit Slot Mask Register A
M_SSTSA EQU $FFFF           
; SSI Transmit Slot Bits Mask A (TS0-TS15)
;       SSI Transmit Slot Mask Register B
M_SSTSB EQU $FFFF          
; SSI Transmit Slot Bits Mask B (TS16-TS31)
;       SSI Receive Slot Mask Register A
M_SSRSA EQU $FFFF           
;       SSI Receive Slot Mask Register B
; SSI Receive Slot Bits Mask A (RS0-RS15)
M_SSRSB EQU $FFFF           
; SSI Receive Slot Bits Mask B (RS16-RS31)
;------------------------------------------------------------------------
;
;       EQUATES for Exception Processing                                    
;
;------------------------------------------------------------------------
;       Register Addresses
M_IPRC EQU $FFFFFF         
M_IPRP EQU $FFFFFE         
; Interrupt Priority Register Core
; Interrupt Priority Register Peripheral
;       Interrupt Priority Register Core (IPRC) 
M_IAL EQU $7              
; IRQA Mode Mask