- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377000 > DSP56321 (飛思卡爾半導(dǎo)體(中國)有限公司) 24-Bit Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號： | DSP56321 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 24-Bit Digital Signal Processor |
| 中文描述： | 24位數(shù)字信號處理器 |
| 文件頁數(shù)： | 28/84頁 |
| 文件大?。?/td> | 898K |
| 代理商： | DSP56321 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
DSP56321 Technical Data, Rev. 11
2-8
Freescale Semiconductor
Specifications
Notes:
1.
When fast interrupts are used and IRQA, IRQB, IRQC, and IRQD are defined as level-sensitive, timings 19 through 21 apply to
prevent multiple interrupt service. To avoid these timing restrictions, the deasserted Edge-triggered mode is recommended
when fast interrupts are used. Long interrupts are recommended for Level-sensitive mode.
This timing depends on several settings:
For DPLL disable, using internal oscillator (DPLL Control Register (PCTL) Bit 2 = 0) and oscillator disabled during Stop (PCTL
Bit 1 = 0), a stabilization delay is required to assure that the oscillator is stable before programs are executed. Resetting the
Stop delay (Operating Mode Register Bit 6 = 0) provides the proper delay. While Operating Mode Register Bit 6 = 1 can be set,
it is not recommended, and these specifications do not guarantee timings for that case.
For DPLL disable, using internal oscillator (PCTL Bit 2 = 0) and oscillator enabled during Stop (PCTL Bit 1 = 1), no stabilization
delay is required and recovery is minimal (Operating Mode Register Bit 6 setting is ignored).
For DPLL disable, using external clock (PCTL Bit 2 = 1), no stabilization delay is required and recovery time is defined by the
PCTL Bit 1 and Operating Mode Register Bit 6 settings.
For DPLL enable, if PCTL Bit 1 is 0, the DPLL is shut down during Stop. Recovering from Stop requires the DPLL to lock. The
DPLL lock procedure duration is defined in
Table 2-6
and will be refined after silicon characterization. This procedure is followed
by the stop delay counter. Stop recovery ends when the stop delay counter completes its count.
The DPLT value for DPLL disable is 0.
Periodically sampled and not 100 percent tested.
For an external clock generator, RESET duration is measured while RESET is asserted, V
CC
is valid, and the EXTAL input is
active and valid.
For an internal oscillator, RESET duration is measured while RESET is asserted and V
CC
is valid. The specified timing reflects
the crystal oscillator stabilization time after power-up. This number is affected both by the specifications of the crystal and other
components connected to the oscillator and reflects worst case conditions.
When the V
CC
is valid, but the other “required RESET duration” conditions (as specified above) have not been yet met, the
device circuitry is in an uninitialized state that can result in significant power consumption and heat-up. Designs should minimize
this state to the shortest possible duration.
V
CCQH
= 3.3 V
±
0.3 V, V
CCQL
= 1.6 V
±
0.1 V; T
J
= –40°C to +100°C, C
L
= 50 pF.
WS = number of wait states (measured in clock cycles, number of T
C
).
Use the expression to compute a maximum value.
2.
3.
4.
5.
6.
7.
Figure 2-3.
Reset Timing
Table 2-7.
Reset, Stop, Mode Select, and Interrupt Timing
5
(CONTINUED)
No.
Characteristics
Expression
200 MHz
220 MHz
240 MHz
275 MHz
Unit
Min
Max
Min
Max
Min
Max
Min
Max
V
IH
RESET
Reset Value
First Fetch
All Pins
A[0–17]
8
9
10
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP56321VF200 | 24-Bit Digital Signal Processor |
| DSP56321VF220 | 24-Bit Digital Signal Processor |
| DSP56321VF240 | 24-Bit Digital Signal Processor |
| DSP56321VF275 | 24-Bit Digital Signal Processor |
| DSP56321VL200 | 24-Bit Digital Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56321EVM | 功能描述:開發(fā)板和工具包 - 其他處理器 DSP56321EVM RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| DSP56321EVMUM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56321 EVM User＇s Manual |
| DSP56321FC200 | 制造商:Freescale Semiconductor 功能描述:HIP7 56321 200MHZ DSP - Trays |
| DSP56321FC220 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| DSP56321RMAD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56321 Reference Manual Addendum |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。