參數(shù)資料
型號(hào)： DSP1620
英文描述： TVS 400W 6.0V BIDIRECT SMA
中文描述： 澄清，串行I /設(shè)備的DSP1620/27/28/29 O控制注冊(cè)說明
文件頁數(shù)： 76/114頁
文件大?。?/td> 804K
代理商： DSP1620
Preliminary Data Sheet
February 1997
DSP1628 Digital Signal Processor
74
Lucent Technologies Inc.
6 Signal Descriptions
(continued)
6.2 External Memory Interface
The external memory interface is used to interface the
DSP1628 to external memory and I/O devices. It sup-
ports read/write operations from/to program and data
memory spaces. The interface supports four external
memory segments. Each external memory segment
can have an independent number of software-program-
mable wait-states. One hardware address is decoded,
and an enable line is provided, to allow glueless I/O in-
terfacing.
AB[15:0]
External Memory Address Bus:
Output only.
This 16-bit bus supplies the address for read or write
operations to the external memory or I/O. During exter-
nal memory accesses, AB[15:0] retain the value of the
last valid external access.
DB[15:0]
External Memory Data Bus:
This 16-bit bidirectional
data bus is used for read or write operations to the ex-
ternal memory or I/O.
RWN
Read/Write Not:
When a logic 1, the pin indicates that
the memory access is a read operation. When a logic 0,
the memory access is a write operation.
EXM
External Memory Select:
Input only. This signal is
latched into the device on the rising edge of RSTB. The
value of EXM latched in determines whether the internal
ROM is addressable in the instruction/coefficient mem-
ory map. If EXM is low, internal ROM is addressable. If
EXM is high, only external ROM is addressable in the
instruction/coefficient memory map (see Table 5, In-
struction/Coefficient Memory Maps). EXM chooses be-
tween MAP1 or MAP2 and between MAP3 or MAP4.
EROM
External ROM Enable Signal:
Negative assertion.
When asserted, the signal indicates an access to
external program memory (see Table 5, Instruction/
Coefficient Memory Maps). This signal's leading edge
can be delayed via the
ioc
register (see Table 42).
ERAMHI
External RAM High Enable Signal:
Negative asser-
tion. When asserted, the signal indicates an access to
external data memory addresses 0x8000 through
0xFFFF (see Table 6, Data Memory Map). This signal's
leading edge can be delayed via the
ioc
register (see
Table 42).
ERAMLO
External RAM Low Enable Signal:
Negative asser-
tion. When asserted, the signal indicates an access to
external data memory addresses 0x4100 through
0x7FFF (see Table 6, Data Memory Map). This signal's
leading edge can be delayed via the
ioc
register (see
Table 42).
IO
External I/O Enable Signal:
Negative assertion. When
asserted, the signal indicates an access to external data
memory addresses 0x4000 through 0x40FF (see
Table , Data Memory Map). This memory segment is in-
tended for memory-mapped I/O. This signal's leading
edge can be delayed via the
ioc
register (see Table 42).
相關(guān)PDF資料
PDF描述
DSP1628 TVS 400W 60V BIDIRECT SMA
DSP16210 TVS 400W 6.5V UNIDIRECT SMA
DSP1627 TVS 400W 6.5V BIDIRECT SMA
DSP1629 TVS 400W 64V UNIDIRECT SMA
DSP16410C TVS 400W 7.0V UNIDIRECT SMA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP16210 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP16210 Digital Signal Processor
DSP1627 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor
DSP1627F32K10IR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC
DSP1627F32K10IT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC
DSP1627F32K11I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*