- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377000 > DSP1620 TVS 400W 6.0V BIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號： | DSP1620 |
| 英文描述： | TVS 400W 6.0V BIDIRECT SMA |
| 中文描述： | 澄清，串行I /設(shè)備的DSP1620/27/28/29 O控制注冊說明 |
| 文件頁數(shù)： | 30/114頁 |
| 文件大?。?/td> | 804K |
| 代理商： | DSP1620 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
Preliminary Data Sheet
February 1997
DSP1628 Digital Signal Processor
28
Lucent Technologies Inc.
4 Hardware Architecture
(continued)
Generating polynomials, G(0), . . . , G(5), up to six-delays corresponding to a constraint length of seven, may take
part in computing the estimated received signals, E(0, k), . . . , E(5, k), within the ECCP associated with all possible
state transitions, k = 0, 1, 2C – 1.
Six 8-bit soft symbols, S(0), . . . , S(5), are loaded into the ECCP. The incremental branch metrics associated with
all 2C state transitions are calculated as indicated in Table 10:
The received 8-bit signals S(5) through S(0) are stored in the S5H5 through S0H0 registers. The generating poly-
nomials G(1) and G(0) are stored in the upper and lower bytes of the ZIG10 register, respectively. The generating
polynomials G(3) and G(2) are stored in the upper and lower bytes of the ZQG32 register, respectively. The gener-
ating polynomials G(5) and G(4) are stored in the upper and lower bytes of the G54 register, respectively.
Update Unit:
The add-compare-select operation of the Viterbi algorithm is performed in this unit. At every time in-
stant, there are 2C state transitions of which 2C – 1 state transitions survive. The update unit selects and updates
2C – 1 surviving sequences in the traceback RAM that consists of the 4th bank of the internal RAM, RAM4. The
accumulated cost of the path p at the Jth instant, ACC(J, p), is the sum of the incremental branch metrics belonging
to the path p up to the time instant J:
ACC(J, p) =
∑
BM(j, p), j = 1, . . . , J
The update unit computes and stores full precision 24-bit resolution path metrics of the bit sequence. To assist the
detection of a near overflow in the accumulated path cost, an internal vectored interrupt, EOVF, is provided.
Traceback Unit:
The traceback unit selects a path with the smallest path metric among 2C – 1 survivor paths at
every instant. The last signal of the path corresponding to the maximum likelihood sequence is delivered to the
decoder output. The depth of this last signal is programmable at the symbol rate. The traceback decoding starts
from the minimum cost index associated with the state with the minimum cost, min {Acc(j, p1), . . . , Acc(j, p2C – 1)}.
If the end state is known, the traceback decoding may be forced in the direction of the right path by writing the de-
sired end state into the minimum cost index register, MIDX.
Interrupts and Flags:
The ECCP interrupts the DSP1600 core when the ECCP has completed an instruction,
EREADY, or when an overflow in the accumulated cost is imminent, EOVF. Also, an EBUSY flag is provided to the
core to indicate when the ECCP is in operation.
Traceback RAM:
The fourth 1 Kword bank of dual-port RAM is shared between the DSP1600 core and the ECCP.
RAM4, located in the Y memory space in the address range 0x0C00 to 0x0FFF, is used by the ECCP for storing
traceback information. When the ECCP is active, i.e., the EBUSY flag is asserted, the DSP core cannot access this
traceback RAM.
Table 10. Incremental Branch Metrics
Distance Measure
Euclidean
Euclidean
Manhattan
Manhattan
Manhattan
Manhattan
Code Rate
1/1
1/2
1/1
1/2
1/3 or 1/4
1/5 or 1/6
16-bit Incremental Branch Metric
(S(0) – E(0))
2
[
∑
(S(
i
) – E(
i
))
2
] >> 1,
i
= 0, 1
[S(
i
) – E(
i
)] << 8,
i
= 0
[(S(
i
) – E(
i
))] << 7,
i
= 0, 1
[(S(
i
) – E(
i
))] << 6,
i
= 0, 1, 2, or 3
[(S(
i
) – E(
i
))] << 5,
i
= 0, 1, . . . , 4 or 5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP1628 | TVS 400W 60V BIDIRECT SMA |
| DSP16210 | TVS 400W 6.5V UNIDIRECT SMA |
| DSP1627 | TVS 400W 6.5V BIDIRECT SMA |
| DSP1629 | TVS 400W 64V UNIDIRECT SMA |
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP16210 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP16210 Digital Signal Processor |
| DSP1627 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor |
| DSP1627F32K10IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K10IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K11I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。