- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377000 > DSP1620 TVS 400W 6.0V BIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP1620 |
| 英文描述： | TVS 400W 6.0V BIDIRECT SMA |
| 中文描述： | 澄清，串行I /設(shè)備的DSP1620/27/28/29 O控制注冊(cè)說明 |
| 文件頁數(shù)： | 43/114頁 |
| 文件大小： | 804K |
| 代理商： | DSP1620 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
Preliminary Data Sheet
February 1997
DSP1628 Digital Signal Processor
Lucent Technologies Inc.
41
4 Hardware Architecture
(continued)
Await Bit of the alf Register
Setting the AWAIT bit of the
alf
register causes the processor to go into the standard sleep state or power-saving
standby mode. Operation of the AWAIT bit is the same as in the DSP1610, DSP1611, DSP1616, DSP1617, and
DSP1618. In this mode, the minimum circuitry required to process an incoming interrupt remains active, and the PLL
remains active if enabled. An interrupt will return the processor to the previous state, and program execution will
continue. The action resulting from setting the AWAIT bit and the action resulting from setting bits in the
powerc
register are mostly independent. As long as the processor is receiving a clock, whether slow or fast, the DSP may
be put into standard sleep mode with the AWAIT bit. Once the AWAIT bit is set, the STOP pin can be used to stop
and later restart the processor clock, returning to the standard sleep state. If the processor clock is not running, how-
ever, the AWAIT bit cannot be set.
Power Management Sequencing
There are important considerations for sequencing the power management modes. The small-signal clock input
circuit has a start-up delay which must be taken into account, and the PLL requires a delay to reach lock-in. Also,
the chip may or may not need to be reset following a return from a low-power state.
Devices with a small-signal input clocking option may use the XTLOFF bit in the
powerc
register to power down the
on-chip oscillator or small-signal circuitry, thereby reducing the power dissipation. When reenabling the oscillator or
the small-signal circuitry, it is important to bear in mind that a start-up interval exists during which time the clocks
are not stable. Two scenarios exist here:
1. Immediate Turn-Off, Turn-On with RSTB: This scenario applies to situations where the target device is not re-
quired to execute any code while the small-signal input circuit is powered down and where restart from a reset
state can be tolerated. In this case, the processor clock derived from either the oscillator or the small-signal input
is running when XTLOFF is asserted. This effectively stops the internal processor clock. When the system choos-
es to reenable the oscillator or small-signal input, a reset of the device will be required. The reset pulse must be
of sufficient duration for the small-signal start-up interval to be satisfied (required for the small-signal input circuit
to reach its dc operating point). A minimum reset pulse of 20
μ
s will be adequate. The falling edge of the reset
signal, RSTB, will asynchronously clear the XTLOFF field, thus reenabling the power to the small-signal circuitry.
The target DSP will then start execution from a reset state, following the rising edge of RSTB.
2. Running from Slow Clock While XTLOFF Active: The second scenario applies to situations where the device
needs to continue execution of its target code. In this case, the device switches to the slow ring oscillator clock
first, by enabling the SLOWCKI field. Then, if the small-signal input is being used, power down this circuitry by
writing a 1 to the XTLOFF field. Two
nop
s are needed in between the two write operations to the
powerc
register.
The target device will then continue execution of its code at slow speed, while the small-signal input clock is
turned off. Switching from the slow clock back to the high-speed clock is then accomplished in three user steps.
First, XTLOFF is cleared. Then, a user-programmed routine sets the internal timer to a delay to wait for the small-
signal input oscillations to become stable. When the timer counts down to zero, the high-speed clock is selected
by clearing the SLOWCKI field, either in the timer's interrupt service routine or following a timer polling loop. If
PLL operation is desired, then an additional routine is necessary to enable the PLL and wait for it to lock.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP1628 | TVS 400W 60V BIDIRECT SMA |
| DSP16210 | TVS 400W 6.5V UNIDIRECT SMA |
| DSP1627 | TVS 400W 6.5V BIDIRECT SMA |
| DSP1629 | TVS 400W 64V UNIDIRECT SMA |
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP16210 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP16210 Digital Signal Processor |
| DSP1627 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor |
| DSP1627F32K10IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K10IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K11I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。