- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377000 > DSP1620 TVS 400W 6.0V BIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP1620 |
| 英文描述： | TVS 400W 6.0V BIDIRECT SMA |
| 中文描述： | 澄清，串行I /設(shè)備的DSP1620/27/28/29 O控制注冊(cè)說(shuō)明 |
| 文件頁(yè)數(shù)： | 3/114頁(yè) |
| 文件大?。?/td> | 804K |
| 代理商： | DSP1620 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
Preliminary Data Sheet
February 1997
DSP1628 Digital Signal Processor
1 Features
I
Optimized for digital cellular applications with a bit
manipulation unit for higher coding efficiency and
an error correction coprocessor for equalization
and channel coding support.
On-chip, programmable, PLL clock synthesizer.
19.2 ns and 12.5 ns instruction cycle times at
2.7 V.
Mask-programmable memory map option: The
DSP1628x16 features 16 Kwords on-chip dual-
port RAM. The DSP1628x08 features 8 Kwords
on-chip dual-port RAM. Both feature 48 Kwords
on-chip ROM with a secure option.
Low power consumption:
— <1.9 mW/MIPS typical at 2.7 V.
Flexible power management modes:
—Standard sleep: 0.2 mW/MIPS at 2.7 V.
—Sleep with slow internal clock: 0.7 mW at 2.7 V.
—Hardware STOP (pin halts DSP): <20
μ
A.
Mask-programmable clock options: small signal,
and CMOS.
144 PBGA package (13 mm x 13 mm) available.
Sequenced accesses to X and Y external
memory.
Object code compatible with the DSP1618.
Single-cycle squaring.
16 x 16-bit multiplication and 36-bit accumulation
in one instruction cycle.
Instruction cache for high-speed, program-
efficient, zero-overhead looping.
Dual 25 Mbit/s serial I/O ports with multiprocessor
capability—16-bit data channel, 8-bit protocol
channel.
8-bit parallel host interface
— Supports 8- or 16-bit transfers.
— Motorola
*
or Intel
compatible.
8-bit control I/O interface.
256 memory-mapped I/O ports.
IEEE
P1149.1 test port (JTAG boundary scan).
Full-speed in-circuit emulation hardware develop-
ment system on-chip.
Supported by DSP1628 software and hardware
development tools.
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
2 Description
The DSP1628 digital signal processor offers 80 MIPS
and 52 MIPS operation at 2.7 V. Designed specifically
for applications requiring low power dissipation in dig-
ital cellular systems, the DSP1628 is a signal-coding
device that can be programmed to perform a wide
variety of fixed-point signal processing functions. The
device is based on the DSP1600 core with a bit
manipulation unit for enhanced signal coding effi-
ciency, an external memory sequencer, an error cor-
rection coprocessor (ECCP) for more efficient Viterbi
decoding, and an 8-bit parallel host interface for hard-
ware flexibility. The DSP1628 includes a mix of
peripherals specifically intended to support process-
ing-intensive but cost-sensitive applications in the
area of digital wireless communications.
The DSP1628x16 contains 16 Kwords of internal
dual-port RAM (DPRAM), which allows simultaneous
access to two RAM locations in a single instruction cy-
cle. The DSP1628x08 supports the use of 8 Kwords
of DPRAM. Both devices contain 48 Kwords of inter-
nal ROM (IROM).
The DSP1628 is object code compatible with the
DSP1618, while providing more memory. The
DSP1628 is pin compatible with the DSP1627. Note
that TRST (JTAG test reset), replaces a V
DD
pin.
The DSP1628 supports 2.7 V operation with flexible
power management modes required for portable cel-
lular terminals. Several control mechanisms achieve
low-power operation, including a STOP pin for placing
the DSP into a fully static, halted state and a program-
mable power control register used to power down un-
used on-chip I/O units. These power management
modes allow for trade-offs between power reduction
and wake-up latency requirements. During system
standby, power consumption is reduced to less than
20
μ
A.
The on-chip clock synthesizer can be driven by an
external clock whose frequency is a fraction of the
instruction rate.
The device is packaged in a 144-pin PBGA, a 100-pin
BQFP, or a 100-pin TQFP and is available with
19.2 ns and 12.5 ns instruction cycle times at 2.7 V.
* Motorolais a registered trademark of Motorola, Inc.
Intelis a registered trademark of Intel Corporation.
IEEEis a registered trademark of The Institute of Electrical
and Electronics Engineers, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP1628 | TVS 400W 60V BIDIRECT SMA |
| DSP16210 | TVS 400W 6.5V UNIDIRECT SMA |
| DSP1627 | TVS 400W 6.5V BIDIRECT SMA |
| DSP1629 | TVS 400W 64V UNIDIRECT SMA |
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP16210 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP16210 Digital Signal Processor |
| DSP1627 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor |
| DSP1627F32K10IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K10IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K11I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。