- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377000 > DSP1620 TVS 400W 6.0V BIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP1620 |
| 英文描述： | TVS 400W 6.0V BIDIRECT SMA |
| 中文描述： | 澄清，串行I /設(shè)備的DSP1620/27/28/29 O控制注冊(cè)說(shuō)明 |
| 文件頁(yè)數(shù)： | 28/114頁(yè) |
| 文件大?。?/td> | 804K |
| 代理商： | DSP1620 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
Preliminary Data Sheet
February 1997
DSP1628 Digital Signal Processor
26
Lucent Technologies Inc.
4 Hardware Architecture
(continued)
4.10 Timer
The interrupt timer is composed of the
timerc
(control)
register, the
timer0
register, the prescaler, and the
counter itself. The timer control register (see Table 35,
timerc
Register) sets up the operational state of the tim-
er and prescaler. The
timer0
register is used to hold the
counter reload value (or period register) and to set the
initial value of the counter. The prescaler slows the
clock to the timer by a number of binary divisors to allow
for a wide range of interrupt delay periods.
The counter is a 16-bit down counter that can be loaded
with an arbitrary number from software. It counts down
to 0 at the clock rate provided by the prescaler. Upon
reaching 0 count, a vectored interrupt to program ad-
dress 0x08 is issued to the DSP1628, providing the in-
terrupt is enabled (bit 8 of
inc
and
ins
registers). The
counter will then either wait in an inactive state for an-
other command from software, or will automatically re-
peat the last interrupting period, depending upon the
state of the RELOAD bit in the
timerc
register.
When RELOAD is 0, the counter counts down from its
initial value to 0, interrupts the DSP1628, and then
stops, remaining inactive until another value is written to
the
timer0
register. Writing to the
timer0
register caus-
es both the counter and the period register to be written
with the specified 16-bit number. When RELOAD is 1,
the counter counts down from its initial value to 0, inter-
rupts the DSP1628, automatically reloads the specified
initial value from the period register into the counter,
and repeats indefinitely. This provides for either a single
timed interrupt event or a regular interrupt clock of arbi-
trary period.
The timer can be stopped and started by software, and
can be reloaded with a new period at any time. Its count
value, at the time of the read, can also be read by soft-
ware. Due to pipeline stages, stopping and starting the
timer may result in one inaccurate count or prescaled
period. When the DSP1628 is reset, the bottom 6 bits of
the
timerc
register and the
timer0
register and counter
are initialized to 0. This sets the prescaler to CKO/2
*
,
turns off the reload feature, disables timer counting, and
initializes the timer to its inactive state. The act of reset-
ting the chip does not cause a timer interrupt. Note that
the period register is not initialized on reset.
The T0EN bit of the
timerc
register enables the clock to
the timer. When T0EN is a 1, the timer counts down to-
wards 0. When T0EN is a 0, the timer holds its current
count.
The PRESCALE field of the
timerc
register selects one
of 16 possible clock rates for the timer input clock (see
Table 35,
timerc
Register).
Setting the DISABLE bit of the
timerc
register to a logic
* Frequency of CKO/2 is equivalent to either CKI/2 for the PLL by-
passed or related to CKI by the PLL multiplying factors. See
Section 4.13, Clock Synthesis.
1 shuts down the timer and the prescaler for power sav-
ings. Setting the TIMERDIS, bit 4, in the
powerc
regis-
ter has the same effect of shutting down the timer. The
DISABLE bit and the TIMERDIS bit are cleared by writ-
ing a 0 to their respective registers to restore the normal
operating mode.
4.11 Error Correction Coprocessor
The error correction coprocessor (ECCP) performs full
Viterbi decoding with single instructions for a wide
range of maximum likelihood sequence estimation
(MLSE) equalization and convolutional decoding. The
ECCP operates in parallel with the DSP core, increas-
ing the throughput rate, and single-instruction Viterbi
decoding provides significant code compression re-
quired for a single DSP solution for modern digital cellu-
lar applications.
System Description
The ECCP is a loosely coupled, programmable, internal
coprocessor that operates in parallel with the DSP1600
core. A complete Viterbi decoding for MLSE equaliza-
tion or convolutional decoding is performed with a single
DSP instruction.
The core communicates with the ECCP module via
three interface registers. An address register,
ear
, is
used to indirectly access the ECCP internal memory-
mapped registers. A data register,
edr
, works in concert
with the address register to indirectly read from or write
to an ECCP internal memory-mapped register ad-
dressed by the contents of the address register. After
each
edr
access, the contents of the address register is
postincremented by one. Upon writing an ECCP op
code to instruction register,
eir
, either MLSE equaliza-
tion, convolutional decoding, a simple traceback opera-
tion, or ECCP reset is invoked.
The mode of operation of the ECCP is set up by writing
appropriate fields of a memory-mapped control register.
In MLSE equalization, the control register may be con-
figured for 2-tap to 6-tap equalization. In convolutional
decoding, the control register may be configured for
constraint lengths 2 through 7 and code rates 1/1
through 1/6. One of two variants of the soft-decoded
output may be programmed, or a hard-decoded output
may be chosen.
Usually, convolutional decoding is performed after
MLSE equalization. For receiver configuration with
MLSE equalization followed by convolutional decoding,
a Manhattan branch metric computation for convolu-
tional decoding may be selected by setting a branch
metric select bit in the control register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP1628 | TVS 400W 60V BIDIRECT SMA |
| DSP16210 | TVS 400W 6.5V UNIDIRECT SMA |
| DSP1627 | TVS 400W 6.5V BIDIRECT SMA |
| DSP1629 | TVS 400W 64V UNIDIRECT SMA |
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP16210 | 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:DSP16210 Digital Signal Processor |
| DSP1627 | 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:DSP1627 Digital Signal Processor |
| DSP1627F32K10IR | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K10IT | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K11I | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:16-Bit Digital Signal Processor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。