參數(shù)資料
型號: DSP1620
英文描述: TVS 400W 6.0V BIDIRECT SMA
中文描述: 澄清,串行I /設(shè)備的DSP1620/27/28/29 O控制注冊說明
文件頁數(shù): 42/114頁
文件大?。?/td> 804K
代理商: DSP1620
Preliminary Data Sheet
February 1997
DSP1628 Digital Signal Processor
40
Lucent Technologies Inc.
4 Hardware Architecture
(continued)
Notes:
The functions in the shaded ovals are bits in the
powerc
control register. The functions in the nonshaded ovals are bits in the
pllc
control
register.
Deep sleep is the state arrived at either by a hardware or software stop of the internal processor clock.
The switching of the multiplexers and the synchronous gate is designed so that no partial clocks or glitching will occur.
When the deep sleep state is entered with the ring oscillator selected, the internal processor clock is turned off before the ring oscillator is
powered down.
PLL select is the PLLSEL bit of
pllc
; PLL powerdown is the PLLEN bit of
pllc
.
Figure 11. Power Management Using the powerc and the pllc Registers
CKI2
SMALL SIGNAL
CLOCK
RING
OSCILLATOR
STOP
XTLOFF
MASK-PROGRAMMABLE
OPTION
OFF
CKI
RSTB
CMOS
INPUT
CLOCK
SYNC.
GATE
SLOWCKI
SYNC.
MUX
INTERNAL
PROCESSOR
CLOCK
CLEAR NOCK
DISABLE
INT0
INT0EN
ON
INT1
INT1EN
DEEP
SLEEP
HW STOP
SW STOP
NOCK
PLLEN
PLLSEL
PLL
f
VCO/2
f
SLOW CLOCK
f
INTERNAL CLOCK
f
CKI
DEEP
SLEEP
5-4124 (F).c
相關(guān)PDF資料
PDF描述
DSP1628 TVS 400W 60V BIDIRECT SMA
DSP16210 TVS 400W 6.5V UNIDIRECT SMA
DSP1627 TVS 400W 6.5V BIDIRECT SMA
DSP1629 TVS 400W 64V UNIDIRECT SMA
DSP16410C TVS 400W 7.0V UNIDIRECT SMA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP16210 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP16210 Digital Signal Processor
DSP1627 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor
DSP1627F32K10IR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC
DSP1627F32K10IT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC
DSP1627F32K11I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor