參數(shù)資料
型號: CYNSE70064A-83BGC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: 通信及網(wǎng)絡(luò)
英文描述: Search Engine
中文描述: SPECIALTY TELECOM CIRCUIT, PBGA272
封裝: 27 X 27 MM, 2.33 MM HEIGHT, PLASTIC, BGA-272
文件頁數(shù): 69/127頁
文件大小: 3275K
代理商: CYNSE70064A-83BGC
CYNSE70064A
Document #: 38-02041 Rev. *E
Page 69 of 127
The 136-bit word K that is presented on the DQ bus in cycles A and B of the command is also stored in the even and odd
comparand registers specified by the Comparand Register Index in the command’s cycle B. In ×136 configurations, the even and
odd comparand registers can subsequently be used by the Learn command in only the first non-full device.
Note
. The Learn
command is supported for only one of the blocks consisting of up to eight devices in a depth-cascaded table of more than one
block. The word K that is presented on the DQ bus in cycles A and B of the command is compared with each entry in the table
starting at location 0. The first matching entry’s location address L is the winning address that is driven as part of the SRAM
address on the SADR[21:0] lines (see Section 12.0, “SRAM Addressing” on page 100). The global winning device will drive the
bus in a specific cycle. On global miss cycles the device with LRAM = 1 (the default driving device for the SRAM bus) and
LDEV = 1 (the default driving device for SSF and SSV signals) will be the default driver for such missed cycles.
Note
. During
136-bit searches of 136-bit-configured tables, the Search hit will always be at an even address.
The Search command is a pipelined operation. It executes a Search at half the rate of the frequency of CLK2X for 136-bit searches
in ×136-configured tables. The latency of SADR, CE_L, ALE_L, WE_L, SSV, and SSF from the 136-bit Search command cycle
(two CLK2X cycles) is shown in
Table 10-24
.
Table 10-24. The Latency of Search from Instruction to SRAM Access Cycle
Number of Devices
Max Table Size
1 (TLSZ = 00)
16K × 136 bits
1–8 (TLSZ = 01)
128K × 136 bits
1–31 (TLSZ = 10)
496K × 136 bits
The latency of a Search from command to the SRAM access cycle is 6 for 1–31 devices in the table and where TLSZ = 10. In
addition, SSV and SSF shift further to the right for different values of HLAT, as specified in
Table 10-25
.
Table 10-25. Shift of SSF and SSV from SADR
HLAT
000
001
010
011
100
101
110
111
Latency in CLK Cycles
4
5
6
Number of CLK Cycles
0
1
2
3
4
5
6
7
CFG = 01010101
(136-bit configuration)
135
0
Location
address
0
2
4
6
1015806
K
GMR
Comparand Register (odd)
B
Comparand Register (even)
A
135
0
67
0
(First matching entry)
L
A
B
Even
Odd
Will be same in each of the 31
devices
Must be same in each of the 31
devices
Figure 10-48. ×136 Table with 31 Devices
相關(guān)PDF資料
PDF描述
CYP15G0101DXA Single Channel HOTLink II Transceiver
CYP15G0101DXA-BBI Single Channel HOTLink II Transceiver
CYP15G0402DX-BGC Quad HOTLinkII SERDES
CYP15G0402DX Quad HOTLinkII SERDES
CYP15G0402DX-BGI Quad HOTLinkII SERDES
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYNSE70128 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Network Processing
CYNSE70128-83BGC 制造商:Cypress Semiconductor 功能描述:NETWORK SEARCH ENGINE 388BGA - Trays
CYNSE70128-83BGI 制造商:Cypress Semiconductor 功能描述:NETWORK SEARCH ENGINE 388BGA - Trays
CYNSE70129HV-200BGC 制造商:Cypress Semiconductor 功能描述:
CYNSE70131-250BBC 制造商:Cypress Semiconductor 功能描述: