
CYNSE70064A
Document #: 38-02041 Rev. *E
Page 3 of 127
TABLE OF CONTENTS
(continued)
11.1 Depth-Cascading up to Eight Devices (One Block) ................................................................98
11.2 Depth-Cascading up to 31 Devices (Four Blocks) ..................................................................99
11.3 Depth-Cascading for a FULL Signal .......................................................................................99
12.0 SRAM ADDRESSING ................................................................................................................100
12.1 Generating an SRAM BUS Address .....................................................................................101
12.2 SRAM PIO Access ................................................................................................................101
12.3 SRAM Read with a Table of One Device ..............................................................................101
12.4 SRAM Read with a Table of up to Eight Devices ..................................................................102
12.5 SRAM Read with a Table of up to 31 Devices ......................................................................105
12.6 SRAM Write with a Table of One Device ..............................................................................108
12.7 SRAM Write with a Table of up to Eight Devices ..................................................................109
12.8 SRAM Write with Table(s) of up to 31 Devices .....................................................................112
13.0 POWER ......................................................................................................................................116
13.1 The Proper Power-up Sequence ..........................................................................................116
14.0 APPLICATION ...........................................................................................................................116
15.0 JTAG (1149.1) TESTING ...........................................................................................................117
16.0 ELECTRICAL SPECIFICATIONS ..............................................................................................118
17.0 AC TIMING WAVEFORMS ........................................................................................................119
18.0 PINOUT DESCRIPTIONS AND PACKAGE DIAGRAMS ..........................................................121
19.0 ORDERING INFORMATION ......................................................................................................125
20.0 PACKAGE DIAGRAM ................................................................................................................126