- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378406 > ARM610 (Zarlink Semiconductor Inc.) General purpose 32-bit microprocessor PDF資料下載
參數(shù)資料
| 型號： | ARM610 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | General purpose 32-bit microprocessor |
| 中文描述： | 通用32位微處理器 |
| 文件頁數(shù)： | 15/173頁 |
| 文件大?。?/td> | 897K |
| 代理商： | ARM610 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁
Signal Description
ARM610 Data Sheet
2-3
MSE
IT
Memory request/sequential enable. When this input is LOW, the
and
SEQ
outputs are put into a high impedance state (Note 1).
nMREQ
nBW
OCZ
Not byte / word. An output signal used by the processor to indicate to the
external memory system when a data transfer of a byte length is required.
nBW
is HIGH for word transfers and LOW for byte transfers, and is valid for
both read and write operations. The signal changes while
nBW
is latched by
ALE
.
MCLK
is HIGH.
nFIQ
IT
Not fast interrupt request. If FIQs are enabled, the processor will respond
to a LOW level on this input by taking the FIQ interrupt exception. This is an
asynchronous, level-sensitive input, and must be held LOW until a suitable
response is received from the processor.
nIRQ
IT
Not interrupt request. As
asynchronously to interrupt the processor when the IRQ enable is active.
nFIQ
, but with lower priority. May be taken LOW
nMREQ
OCZ
Not memory request. A pipelined signal that changes while
to indicate whether or not in the following cycle, the processor will be
accessing external memory. When
accessing external memory.
MCLK
is LOW
nMREQ
is LOW, the processor will be
nRESET
IT
Not reset. This is a level sensitive input which is used to start the processor
from a known address. A LOW level will cause the current instruction to
terminate abnormally, and the on-chip cache, MMU, and write buffer to be
disabled. When
nRESET
is driven HIGH, the processor will re-start from
address 0.
nRESET
must remain LOW for at least two full
five full
MCLK
cycles whichever is greater. While
processor will perform idle cycles with incrementing addresses and
must be HIGH.
FCLK
is LOW the
cycles or
nRESET
nWAIT
nRW
OCZ
Not read/write. When HIGH this signal indicates a processor write
operation; when LOW, a read. The signal changes while
nRW
is latched by
ALE
.
MCLK
is HIGH.
nTRST
IT
Test interface reset. Note this pin does NOT have an internal pullup
resistor. This pin must be pulsed or driven LOW to achieve normal device
operation, in addition to the normal device reset (
nRESET
).
nWAIT
IT
Not wait. When LOW this allows extra
memory accesses. It must change during the LOW phase of the
cycle to be extended.
MCLK
cycles to be inserted in
MCLK
SEQ
OCZ
Sequential address. This signal is the inverse of
for compatibility with existing ARM memory systems.
nMREQ
, and is provided
SnA
IT
This pin should be hard wired HIGH.
TEST
IN[16:0]
IT
Test bus input. This bus is used for off-board testing of the device. When
the device is fitted to a circuit all these pins must be tied LOW.
Name
Type
Description
Table 2-1: Signal descriptions (Continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ARM7TDMI | 32-Bit Advanced RISC Machines(ARM) Microprocessor Core(32位ARM微處理器內(nèi)核芯片) |
| ART10012T | 28V Input, Triple Output / HYBRID - HIGH RELIABILITY RADIATION HARDENED DC/DC CONVERTER |
| ART10015T | 28V Input, Triple Output / HYBRID - HIGH RELIABILITY RADIATION HARDENED DC/DC CONVERTER |
| ART2812T | 28V Input, Triple Output / HYBRID - HIGH RELIABILITY RADIATION HARDENED DC/DC CONVERTER |
| ART28XXT | 28V Input, Triple Output / HYBRID - HIGH RELIABILITY RADIATION HARDENED DC/DC CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ARM7-009 | 制造商:Gravitech 功能描述:ARM7 LPC2378 W/2.8" TCH SCRN LCD BLU |
| ARM720T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:General-purpose 32-bit Microprocessor with 8KB cache, enlarged Write buffer, and Memory Management Unit (MMU) combined in a single chip |
| ARM7DIMM-LPC2478 | 功能描述:模塊化系統(tǒng) - SOM LPC2478 ARM7 DIMM Module, Rev 2.2 RoHS:否 制造商:Digi International 外觀尺寸:ConnectCore 9P 處理器類型:ARM926EJ-S 頻率:150 MHz 存儲容量:8 MB, 16 MB 存儲類型:NOR Flash, SDRAM 接口類型:I2C, SPI, UART 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 尺寸:1.97 in x 1.97 in x 6.1 in |
| ARM7TDI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:周立功的中文ARM7TDI文檔 |
| ARM7TDMI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:general purpose 32-bit microprocessors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。