- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166132 > AK8850 (Asahi Kasei Microsystems Co.,Ltd) NTSC Digital Video Decoder PDF資料下載
參數(shù)資料
| 型號： | AK8850 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | NTSC Digital Video Decoder |
| 中文描述： | NTSC制式數(shù)字視頻解碼器 |
| 文件頁數(shù)： | 64/99頁 |
| 文件大?。?/td> | 1757K |
| 代理商： | AK8850 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當(dāng)前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
ASAHI KASEI
[AK8850]
7-4-22 POWER SAVE MODE
The AK8850 is placed in Power Save mode by setting the PS-bit of the [ POWER SAVE MODE REGISTER ] to “ 1 “.
Exiting Power Save mode is done by setting the PS-bit to “0”. During Power Save mode, the I2C bus controller, clock
output driver and VREF generating circuit are active, the PLL block is initialized and PLL DAC local code becomes 0x80.
After exiting Power Save mode, the device re-starts operation from the state which is set via the I2C bus.
All circuits are put into Sleep mode when the Power Down pin ( PD ) is set to high.
The IVCXO output current is zero micro Amps in this state. To re-start the AK8850, an input reset and initialization are
required after setting PD pin from high to low. Operation is stabilized in a few milliseconds.
Please follow the Power Down set sequence for proper setting.
Power Save Mode Related Register :
Power Save related registers are programmed by the [ POWER SAVE MODE REGISTER ].
* [ POWER SAVE MODE REGISTER ]
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Reserved
PLLRST
ADC3
ADC2
ADC1
PS
Default Value
0
* PS-bit set
PS-bit
Function
Note
0
Normal function
1
Stops the clock supply to the Internal digital Block, exclusive
control block..
Stops ADC1/2/3. Resets the PLL control circuit.
* ADC1 / 2 / 3-bit set
ADC1/2/3-bit
Function
Note
0
ADC1/2/3 Active mode
1
ADC1/2/3 sleep mode
Each ADC can be set to sleep mode individually.
Rev.0
67
2003/01
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AKA103 | 16 SEG ALPHANUMERIC DISPLAY, SUPER BRIGHT ORANGE, 25.4 mm |
| AKD4112B | AKD4112B EVALUATION BOARD |
| AKD4552 | 3V 96KHZ 24BIT CODEC |
| AKD4640 | AKD4640 EVALUATION BOARD |
| AL-12-60 | 12 A, SILICON, BRIDGE RECTIFIER DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK-8850 | 功能描述:機(jī)架和機(jī)柜配件 ANCHOR KIT SEISMIC R RoHS:否 制造商:Bivar 產(chǎn)品:Rack Accessories 面板空間: 顏色:Black |
| AK8851 | 制造商:AKM 制造商全稱:AKM 功能描述:NTSC/PAL/SECAM Digital Video Decoder |
| AK8851VQ | 制造商:AKM 制造商全稱:AKM 功能描述:NTSC/PAL/SECAM Digital Video Decoder |
| AK8853VN | 制造商:AKM 制造商全稱:AKM 功能描述:NTSC/PAL/SECAM Digital Video Decoder |
| AK8853XQ | 制造商:AKM 制造商全稱:AKM 功能描述:NTSC/PAL/SECAM Digital Video Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。