- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24828 > 935268625551 (NXP SEMICONDUCTORS) UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | 935268625551 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| 封裝： | 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-314-2, LQFP-64 |
| 文件頁數(shù)： | 33/82頁 |
| 文件大?。?/td> | 1965K |
| 代理商： | 935268625551 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
Philips Semiconductors
ISP1581
Hi-Speed USB interface device
Product data
Rev. 05 — 26 February 2003
39 of 78
9397 750 10766
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
9.4.7
DMA Interrupt Reason register (address: 50H)
This 2-byte register shows the source(s) of a DMA interrupt. Each bit is refreshed
after a DMA command has been executed. An interrupt source is cleared by writing a
logic 1 to the corresponding bit. The bit allocation is given in Table 51.
Table 49:
Task File register 3F6 (address: 4EH): bit allocation
CS1 = L, CS0 = H, DA2 = H, DA1 = H, DA0 = L.
Bit
7
6
5
4
3
2
1
0
Symbol
alternate status/command (ATA or ATAPI)
Reset
00H
Bus reset
00H
Access
R/W
Table 50:
Task File register 3F7 (address: 4FH): bit allocation
CS1 = L, CS0 = H, DA2 = H, DA1 = H, DA0 = H.
Bit
7
6
5
4
3
2
1
0
Symbol
drive address (ATA) or reserved (ATAPI)
Reset
00H
Bus reset
00H
Access
R/W
Table 51:
DMA Interrupt Reason register: bit allocation
Bit
15
14
13
12
11
10
9
8
Symbol
reserved
ODD_IND
EXT_EOT
INT_EOT
INTRQ_
PENDING
DMA_
XFER_OK
Reset
-
00000
Bus reset
-
00000
Access
R/W
Bit
7
6
5
4
3
2
1
0
Symbol
1F0_WF_E
1F0_WF_F
1F0_RF_E
READ_1F0
BSY_
DONE
TF_RD_
DONE
CMD_
INTRQ_OK
reserved
Reset
0000000
-
Bus reset
0000000
-
Access
R/W
Table 52:
DMA Interrupt Reason Register: bit description
Bit
Symbol
Description
15 to 13 -
reserved
12
ODD_IND
A logic 1 indicates that the last packet with odd bytes has
been transferred from the OUT token buffer to the DMA. This
is applicable only for the OUT token data in the DMA slave
mode. It has no meaning for the IN token data. Refer to the
document
Using the Odd Bit Indicator for DMA.
11
EXT_EOT
A logic 1 indicates that an external EOT is detected. This is
applicable only in GDMA slave mode.
10
INT_EOT
A logic 1 indicates that an internal EOT is detected. see
相關PDF資料 |
PDF描述 |
|---|---|
| 080207R0 | TELEFON-AKKU |
| 080216R0 | TELEFON-AKKU |
| 080219R0 | TELEFON-AKKU |
| 080251R0 | TELEFON-AKKU |
| 935268664112 | 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
| 935269544557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3 |
| 935269987557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557 |
| 935270713557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP |
發(fā)布緊急采購，3分鐘左右您將得到回復。