Technical Data
MC68HC11E Family
—
Rev. 4
136
Parallel Input/Output (I/O) Ports
MOTOROLA
Parallel Input/Output (I/O) Ports
6.4 Port B
In single-chip or bootstrap modes, port B pins are general-purpose
outputs. In expanded or special test modes, port B pins are high-order
address outputs.
6.5 Port C
In single-chip and bootstrap modes, port C pins reset to high-impedance
inputs. (DDRC bits are set to 0.) In expanded and special test modes,
port C pins are multiplexed address/data bus and the port C register
address is treated as an external memory location.
Address:
$1004
Bit 7
6
5
4
3
2
1
Bit 0
Single-chip or bootstrap modes:
Read:
PB7
PB6
PB5
PB4
PB3
PB2
PB1
PB0
Write:
Reset:
0
0
0
0
0
0
0
0
Expanded or special test modes:
Read:
ADDR15
ADDR14
ADDR13
ADDR12
ADDR11
ADDR10
ADDR9
ADDR8
Write:
Reset:
0
0
0
0
0
0
0
0
Figure 6-3. Port B Data Register (PORTB)
Address:
$1003
Bit 7
6
5
4
3
2
1
Bit 0
Single-chip or bootstrap modes:
Read:
PC7
PC6
PC5
PC4
PC3
PC2
PC1
PC0
Write:
Reset:
Indetermnate after reset
Expanded or special test modes:
Read:
ADDR7
DATA7
ADDR6
DATA6
ADDR5
DATA5
ADDR4
DATA4
ADDR3
DATA3
ADDR2
DATA2
ADDR1
DATA1
ADDR0
DATA0
Write:
Reset:
Indetermnate after reset
Figure 6-4. Port C Data Register (PORTC)