Technical Data
MC68HC11E Family
—
Rev. 4
120
Resets and Interrupts
MOTOROLA
Resets and Interrupts
MDA
—
Mode Select A Bit
The mode select A bit reflects the status of the MODA input pin at the
rising edge of reset. Refer to
Section 4. Operating Modes and
On-Chip Memory
for more information.
IRVNE
—
Internal Read Visibility/Not E Bit
The IRVNE control bit allows internal read accesses to be available
on the external data bus during operation in expanded modes. In
single-chip and bootstrap modes, IRVNE determines whether the E
clock is driven out an external pin. For the MC68HC811E2, this bit is
IRV and only controls internal read visibility. Refer to
Section 4.
Operating Modes and On-Chip Memory
for more information.
PSEL[3:0]
—
Priority Select Bits
These bits select one interrupt source to be elevated above all other
I-bit-related sources and can be written only while the I bit in the CCR
is set (interrupts disabled).
Table 5-3. Highest Priority Interrupt Selection
PSEL[3:0]
0 0 0 0
0 0 0 1
0 0 1 0
0 0 1 1
0 1 0 0
0 1 0 1
0 1 1 0
0 1 1 1
1 0 0 0
1 0 0 1
1 0 1 0
1 0 1 1
1 1 0 0
1 1 0 1
1 1 1 0
1 1 1 1
Interrupt Source Promoted
Timer overflow
Pulse accumulator overflow
Pulse accumulator input edge
SPI serial transfer complete
SCI serial system
Reserved (default to IRQ)
IRQ (external pin or parallel I/O)
Real-time interrupt
Timer input capture 1
Timer input capture 2
Timer input capture 3
Timer output compare 1
Timer output compare 2
Timer output compare 3
Timer output compare 4
Timer input capture 4/output compare 5