- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381217 > (Z)PSD813F3R Multi-Chip-Module to Monolithic Flash PSD(閃速，在系統(tǒng)可編程微控制器外圍器件，0M位閃速存儲器，無SRAM) PDF資料下載
參數(shù)資料
| 型號： | (Z)PSD813F3R |
| 英文描述： | Multi-Chip-Module to Monolithic Flash PSD(閃速，在系統(tǒng)可編程微控制器外圍器件，0M位閃速存儲器，無SRAM) |
| 中文描述： | 多芯片模塊的單片閃存部門司（閃速，在系統(tǒng)可編程微控制器外圍器件，分位閃速存儲器，無靜態(tài)存儲器） |
| 文件頁數(shù)： | 20/38頁 |
| 文件大小： | 509K |
| 代理商： | (Z)PSD813F3R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
PSD GPLD Primer - PSD6XX/7XX/8XX é Application Note
055
WSi Inc. Fremont CA 800-832-6974 www.wsipsd.com
20
Use the WSIPSD PROPERTY statements to align the desired order of the bits in these count functions
(FirstCnt, Counter) with the bit order of the
OMC
registers in the
csiop
array. These statements also assign
particular banks of OMCs to these counter functions; see lines 126 and 130.
Assign clock and reset to the 'Counter' function as shown in lines 220 and 221.
Assign clock and reset functions to the state machine registers as in lines 223 and 224. Note that the state
machine is advanced on the opposite edge of the clock than the edge that latches state machine inputs
(keypad inputs and the value of 'Counter') for stability.
Examine the state machine construct starting at line 232. See how 'Counter' is conditionally loaded with
'FirstCnt' and conditionally decremented.
Do this at run time:
After power up or upon reset, the MCU should load the initial count value of 'FirstCnt' by writing to the
appropriate
OMC
register. No other action is necessary to place the OMCs in motion.
2.4.3.2.2 Pin
The following example is not part of the sample design in Appendix A.
This example uses registered OMCs as a shift register in which only the MSB is connected to a pin. In
this example, signal 'sd7' is the registered OMC signal that goes out to a pin.
Do this in the PSDabel file:
Declare the names; notice some are pins, some are nodes:
sd7 pin istype'reg';
sd6, sd5, sd4, sd3, sd3, sd2, sd1, sd0 node istype 'buffer, reg'; ò remaining bits are internal nodes
scl pin;
ò shift reg clock
ò connect msb of shift register to pin
Use the property statement:
WSIPSD PROPERTY DataBus_OMC D[7:0]: sd[7:0] MCELLC'; ò align shift register to data
"bus for easy load. Use
the
"eight MicroCells of
MCELLC
Define these labels:
sdata = [sd7, sd6, sd5, sd4, sd3, sd2, sd1, sd0];
shift = [sd6, sd5, sd4, sd3, sd2, sd1, sd0, 0];
ò 8 bit shift register
ò shift direction is toward msb
Write equations:
sdata.c = scl;
sdata.re = !reset;
sdata := shift;
ò define the clock
ò define the reset
ò do the shift
scl = !wr & (Address == ^hC006); "create a clock pulse
Do this at run time:
The MCU should load the shift register with a value by writing to the appropriate
OMC
register in the
csiop
array. Then data is clocked out by the MCU writing dummy data to address 0xC006. The MCU can
also read the shift register at any time by reading the same
OMC
register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 1.5KA24A | AUTOMOTIVE TRANSIENT VOLTAGE SUPPRESSOR |
| 1.5KA27A | AUTOMOTIVE TRANSIENT VOLTAGE SUPPRESSOR |
| 1.5KA10 | Automotive Transient Voltage Suppressor(汽車瞬變電壓抑制器) |
| 1.5KA20 | Automotive Transient Voltage Suppressor(汽車瞬變電壓抑制器) |
| 1.5KA22 | Automotive Transient Voltage Suppressor(汽車瞬變電壓抑制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZPSD813F3V-15J | 制造商:WSI 功能描述: |
| ZPSD813F3V-A-15J | 制造商:WSI 功能描述: |
| ZPSD813F4-12JI | 制造商:WSI 功能描述: |
| ZPSD813F4-15J | 制造商:WSI 功能描述: 制造商:STMicroelectronics 功能描述:microcontroller peripheral devices 制造商:STMicroelectronics 功能描述:Flash in-system programmable microcontroller peripheral device |
| ZPSD813F4-90J | 制造商:WSI 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。