
PSD GPLD Primer - PSD6XX/7XX/8XX é Application Note
055
WSi Inc. Fremont CA 800-832-6974 www.wsipsd.com
15
2.3.3.2 IMC Level-Latched Inputs
The sample design does not make use of level-latched IMC inputs. However, the setup would be identical
to the section above except that the clock extension *.le would be used in line 214 instead of *.ld.
One common usage for level-latched IMCs is to gate additional high order address line inputs into the PSD
for decoding. Following is an example that uses level-latched IMCs to stabilize address inputs. The signals
are latched by the MCU address strobe signal.
Do this in the PSDabel file:
Declare the pin names and assign them to be of type 'register', as shown:
A[18:16] pin istype 'reg';
Next, assign the clock and use the *.le extension to designate level-latched IMC operation.
A18.le = as;
A17.le = as;
A16.le = as;
Do This at run time:
No action needed at run time.
Note: As an alternative, the signal ALE may be used to latch the IMCs instead of AS.
2.3.3.3 IMC Pass-Through Inputs
The sample design does not make use of pass-through IMC inputs. This IMC mode merely passes a port
pin input signal straight through to the AND array.
Do this in the PSDabel file:
Declare the signal name as follows:
X_Input pin;
Use the signal in an equation as an input:
Y_Output = X_Input # Some_Signal;
Do this at run time:
No action needed at run time.
IMC mode
Edge-Latched
Level-Latched
Pass-Through
How to Implement it
PSDabel declarations and equations (*.ld)
PSDabel declarations and equations (*.le)
PSDabel declarations and equations
PSDabel line # reference
64, 70, 72, 134, 135, 136, 214
-
-
Table 3 - IMC Mode Operation Summary
2.4 Output MicroCells (OMC)
The OMC is the most versatile component within the PSD. Each OMC is a logic cell that offers the
designer up to 10 product terms for input and either a combinatorial or a configurable D/T/JK/SR flip-flop
for output. The flip-flops have programmable set and clear functions. OMCs can be directly accessed by the
MCU. PSDabel is utilized to create the logic description for the OMCs, which is then mapped into the