參數(shù)資料
型號: V30MZ
英文描述: V30MZ(TM) Hardware (Preliminary) | User's Manual[01/2002]
中文描述: V30MZ(TM)硬件(初步)|用戶手冊[01/2002]
文件頁數(shù): 55/89頁
文件大小: 418K
代理商: V30MZ
55
CHAPTER 5 INTERRUPT FUNCTIONS
Interrupts of the V30MZ are roughly divided into two kinds; hardware interrupts and software interrupts. These
interrupts are all vectored interrupts that reference a vector table. An interrupt vector table stores the start address of
an interrupt service routine.
When an interrupt is generated, the V30MZ references the fixed 4 bytes (fixed vector) in the vector table
corresponding to the interrupt source or any 4 bytes (variable vector) specified each time and branches to the
address stored there (start address of the interrupt service routine).
The interrupt vector table is assigned to a 1 K-byte area 000H to 3FFH of the memory space and can define a
maximum of 256 vectors.
Table 5-1 shows the number of interrupt source clocks processed, vector numbers and priority order.
Figure 5-1 shows the interrupt vector table configuration.
Table 5-1. Interrupt Source List
Interrupt Source
Number of Clocks
Processed
Note
Vector No.
Priority Order
NMI input (rising edge active)
26
2
2
Hardware
interrupt
INT input (high level active)
32
32 to 255
3
DIV or DIVU instruction divide error
0
CHKIND instruction boundary over
5
BRKV instruction
4
BRK 3 instruction
3
BRK imm8 instruction
32 to 255
1
Software
interrupt
BRK flag (single-step)
25
1
4
Note
The number of clocks after execution of an instruction is aborted by an interrupt until the program branches
to the start address of the interrupt service routine (progression of the wait state into the memory bus cycle
and bus hold request are not taken into account).
Remark
The following three instructions have a relatively long execution time, and even if an interrupt request is
generated during their execution, their execution is not interrupted, and the interrupt request is
acknowledged after the execution is completed. This point should be paid attention to in the case of
systems for which the interrupt response time is particularly crucial.
Instruction
Number of Execution
Clocks
Remarks
DIVU
24
When divide error not generated due to DIVU instruction
When divide error not generated due to DIV instruction
When 2nd operand = 31
DIV
25
PREPARE
139
相關(guān)PDF資料
PDF描述
V32FB-V42D-MMMME MODEM Chip Set
DSP16A-F14-033 16-Bit Digital Signal Processor
DSP16A-F14-033I 16-Bit Digital Signal Processor
DSP16A-F14-055 16-Bit Digital Signal Processor
DSP16A-F14-055I 16-Bit Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V30N 制造商:Renesas Electronics Corporation 功能描述:
V-30TB 制造商:Mencom 功能描述:
V31 制造商:SMC Corporation of America 功能描述:CONNECTOR
V3-1 功能描述:基本/快動開關(guān) 15.1A pin plunger Screw Terminals RoHS:否 制造商:Omron Electronics 觸點(diǎn)形式:SPDT 執(zhí)行器:Lever 電流額定值:5 A 電壓額定值 AC:250 V 電壓額定值 DC:30 V 功率額定值: 工作力:120 g IP 等級:IP 67 NEMA 額定值: 端接類型:Wire 安裝:Panel
V3-1001 功能描述:基本/快動開關(guān) Snap Action SPDT 10A 3.89N Thru-Hole RoHS:否 制造商:Omron Electronics 觸點(diǎn)形式:SPDT 執(zhí)行器:Lever 電流額定值:5 A 電壓額定值 AC:250 V 電壓額定值 DC:30 V 功率額定值: 工作力:120 g IP 等級:IP 67 NEMA 額定值: 端接類型:Wire 安裝:Panel