- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361638 > V30MZ V30MZ(TM) Hardware (Preliminary) | User＇s Manual[01/2002] PDF資料下載
參數(shù)資料
| 型號(hào)： | V30MZ |
| 英文描述： | V30MZ(TM) Hardware (Preliminary) | User＇s Manual[01/2002] |
| 中文描述： | V30MZ（TM）硬件（初步）|用戶手冊(cè)[01/2002] |
| 文件頁數(shù)： | 20/89頁 |
| 文件大?。?/td> | 418K |
| 代理商： | V30MZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁
CHAPTER 2 PIN FUNCTIONS
20
This pin does not go into high-impedance.
The BS3 pin has the same functions as the IO/M pin of the V30HL, except for output timing (only names differ).
Table 2-2. Relationship between BS3 to BS0 Signal and Bus Cycle
Pin Output Level
BS3
BS2
BS1
BS0
Bus Cycle (Status)
L
L
L
L
Interrupt acknowledge
L
H
L
H
I/O read
L
H
H
L
I/O write
H
L
L
L
Standby (HALT) mode
H
L
L
H
Memory data read
H
L
H
L
Memory data write
H
H
L
H
Code fetch
H
H
H
H
Idle status
Remarks 1.
L: Low level
H: High level
2.
No output with combinations other than above.
(6) READYB (Ready)...Input
Performs wait control.
When memory or I/O data read/write operation cannot be completed within the basic bus cycle (1 clock), the bus
cycle can be extended by inputting an inactive level (high level) to this pin.
(7) BUSLOCKB (Bus lock)...Output
It outputs a low-active signal to other bus masters requesting that they do not use the system bus during
execution of 1 instruction following the BUSLOCK instruction. It also outputs the signal during interrupt
acknowledge.
It does not go into high impedance.
(8) POLLB (Poll)...Input
It is used to synchronize between program execution by the V30MZ and operation of an external device. Input to
this pin are checked by the POLL instruction: if a low level is input, the next instruction is processed; if a high
level is input, program execution is halted until this pin is driven low.
Input of a low level to this pin should be done for at least 9 clocks.
(9) RESET (Reset)...Input
Inputs a reset signal. Following reset release, the V30MZ starts program execution from memory address
FFFF0H (segment value: FFFFH, offset value: 0000H).
(10)HLDRQ (Hold request)...Input
Inputs a signal to the V30MZ to request that the external bus master release the address bus, data bus, and
control bus (bus hold).
Inputting a high level to this pin causes the bus hold acknowledge status to be entered upon completion of the
currently executing bus cycle, and while the high level is input, the bus hold acknowledge status continues.
Input a high level for at least 3 clock cycles.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V32FB-V42D-MMMME | MODEM Chip Set |
| DSP16A-F14-033 | 16-Bit Digital Signal Processor |
| DSP16A-F14-033I | 16-Bit Digital Signal Processor |
| DSP16A-F14-055 | 16-Bit Digital Signal Processor |
| DSP16A-F14-055I | 16-Bit Digital Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V30N | 制造商:Renesas Electronics Corporation 功能描述: |
| V-30TB | 制造商:Mencom 功能描述: |
| V31 | 制造商:SMC Corporation of America 功能描述:CONNECTOR |
| V3-1 | 功能描述:基本/快動(dòng)開關(guān) 15.1A pin plunger Screw Terminals RoHS:否 制造商:Omron Electronics 觸點(diǎn)形式:SPDT 執(zhí)行器:Lever 電流額定值:5 A 電壓額定值 AC:250 V 電壓額定值 DC:30 V 功率額定值: 工作力:120 g IP 等級(jí):IP 67 NEMA 額定值: 端接類型:Wire 安裝:Panel |
| V3-1001 | 功能描述:基本/快動(dòng)開關(guān) Snap Action SPDT 10A 3.89N Thru-Hole RoHS:否 制造商:Omron Electronics 觸點(diǎn)形式:SPDT 執(zhí)行器:Lever 電流額定值:5 A 電壓額定值 AC:250 V 電壓額定值 DC:30 V 功率額定值: 工作力:120 g IP 等級(jí):IP 67 NEMA 額定值: 端接類型:Wire 安裝:Panel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。