- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄199479 > TSB43AA82PGE (TEXAS INSTRUMENTS INC) 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號： | TSB43AA82PGE |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP144 |
| 封裝： | PLASTIC, QFP-144 |
| 文件頁數(shù)： | 82/146頁 |
| 文件大?。?/td> | 770K |
| 代理商： | TSB43AA82PGE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁當前第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁
314
3.4.14 MRF Status Register at 38h
This register defaults to 1000 0000h and, except for the bits specified, is cleared on a bus reset.
BITS
ACRONYM
DIR
DESCRIPTION
0
MRFFul
R/O
MRF full flag. When the MRF is full, MRFFul is set to 1 and writes are ignored. Otherwise, MRFFul is set to
0. This bit defaults to 0 and is set to 0 on a bus reset.
1
MRFAFl
R/O
MRF almost-full flag. While the MRF can receive only one more quadlet, MRFAF1 is set to 1. Otherwise,
MRFAFl is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
2
MRFAEm
R/O
MRF almost-empty flag. While the MRF contains only one quadlet, MRFAEm is set to 1. Otherwise,
MRFAEm is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
3
MRFEmp
R/O
MRF empty flag. While the MRF is empty, MRFEmp is set to 1. Otherwise, MRFEmp is set to 0. This bit
defaults to 1 and is set to 1 on a bus reset.
46
Reserved
N/A
Reserved
715
MRFThere
R/O
MRF there. The number of quadlets received in the MRF. This bit defaults to 0 and is set to 0 on a bus reset.
16
MRFCD
R/O
MRF control bit. When the first quadlet of a packet is read from the MRF data (84h) register, MRFCD is set
to 1. This bit defaults to 0 and is set to 0 on a bus reset.
1718
Reserved
N/A
Reserved
19
MRFClr
S/C
MRF clear control bit. When MRFClr is set to 1, the MRF is cleared. This bit defaults to 0 and is cleared on a
bus reset.
2031
Reserved
N/A
Reserved
3.4.15 CTQ Status Register at 3Ch
This register defaults to 1000 000Fh and, except for the bits specified, is unaffected by a bus reset.
BITS
ACRONYM
DIR
DESCRIPTION
0
CTQFul
R/O
CTQ full flag. While the CTQ is full, CTQFul is set to 1 and writes are ignored. Otherwise, CTQFul is set to
0. Note: (CTQ – 1) size is displayed. This bit defaults to 0 and is set to 0 on a bus reset.
1
CTQAFl
R/O
CTQ almost-full flag. While the CTQ can accept only one more quadlet write, CTQAFl is set to 1.
Otherwise, CTQAFl is set to 0. Note: This bit is set to 0 after 3 quadlets are written (1). This bit defaults to 0
and is set to 0 on a bus reset.
2
CTQAEm
R/O
CTQ almost-empty flag. While the CTQ has only one quadlet in it, CTQAEm is set to 1. Otherwise,
CTQAEm is set to 0. Note: This bit is set to 0 after writing 2 quadlets. This bit defaults to 0 and is set to 0 on a
bus reset.
3
CTQEmp
R/O
CTQ empty flag. When the CTQ is empty, CTQEmp is set to 1. Otherwise, CTQEmp is set to 0. This bit
defaults to 1 and is set to 1 on a bus reset.
4
Reserved
N/A
Reserved
5
CTQ1Av
R/O
CTQ1 available flag. CTQ can accept one more packet (3 quadlets). This bit defaults to 0 and is set to 0 on
a bus reset.
618
Reserved
N/A
Reserved
19
CTQClr
S/C
CTQ clear control bit. When CTQClr is set, the CTQ is cleared. This bit clears itself after the CTQ is
cleared. This bit defaults to 0 and is set to 0 on a bus reset.
2022
Reserved
N/A
Reserved
2331
CTQ_Size
R/W
CTQ size control bits. CTQ_Size is equal to the CTQ size number in quadlets. This field defaults to Fh and
remains unaffected by a bus reset.
NOTE 1: Provides only 3 quadlets.
相關PDF資料 |
PDF描述 |
|---|---|
| TSB43AA82GGW | 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PBGA176 |
| TSB43DA42GHCR | PCI BUS CONTROLLER, PBGA196 |
| TSB500SK02 | 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| TSB500SK10MDS | 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| TSB5000331DS | 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TSB43AA82PGEG4 | 功能描述:1394 接口集成電路 2Port Hi Per Int Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AB21 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:INTERGRATED 1394A-2000 OHCI PHY LINK-LAYER CONTROLLER |
| TSB43AB21A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Integrated 1394a-2000 OHCI PHY/Link-Layer Controller |
| TSB43AB21A-EP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military Enhanced Plastic Integrated 1394a-2000 OCHI pHY/Link-Layer Controller |
| TSB43AB21AI | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Integrated 1394a-2000 OHCI PHY/Link-Layer Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。