參數(shù)資料
型號(hào): TSB43AA82PGE
廠商: TEXAS INSTRUMENTS INC
元件分類: 微控制器/微處理器
英文描述: 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP144
封裝: PLASTIC, QFP-144
文件頁數(shù): 4/146頁
文件大?。?/td> 770K
代理商: TSB43AA82PGE
91
9 DMA Interface
9.1
Mode Setting
BDOMode and BDIMode register settings on the CFR determine the DMA interface transaction mode. The BDIF has
eight valid modes of operation. These modes are selected using the BDIMODE and BDOMODE fields of the BDIF
control register. Table 91 shows the basic features of each mode. Modes other than those specified below are not
supported.
Table 91. Modes of the Bulky Data Interface
MODE
A
B
C
D
E
F
G
H
BDIMODE
000
001
010
011
100
101
110
111
BURST
0
0 or 1
0
0 or 1
0 - SYNC
1 - ATAPI
0 or 1
BDOMODE
00
01
10
11
01
10
11
Description
8-bit parallel
in/out
8-bit parallel
in/out
8-bit
bidirectional
in/out
8-bit
bidirectional
in/out
8-bit
bidirectional
in/out
(SCSI mode)
16-bit
bidirectional
in/out
16-bit
bidirectional
in/out
(ATAPI)
16-bit
bidirectional
in/out
(SCSI mode)
Data input
BDIO[7:0]
BDIO[15:0]
Data output
BDIO[15:8]
BDIO[7:0]
BDIO[15:0]
Duplex
Full
Half
In/out select
CFR or
BDOEN
CFR
CFR
or BDOEN
CFR
Input control
BDIEN
synchronous
BDIEN
asynchro-
nous
BDIEN
asynchro-
nous
BDIEN and
BDOEN
synchronous
BDRD and
BDWR
asynchro-
nous
BDIEN
asynchro-
nous
BDIEN and
BDOEN
synchronous
BDRD and
BDWR
asynchro-
nous
Output control
BDOEN
synchronous
BDOEN
asynchro-
nous
BDOEN
asynchro-
nous
BDIEN and
BDOEN
synchronous
BDRD and
BDWR
asynchro-
nous
BDOEN
asynchro-
nous
BDIEN and
BDOEN
synchronous
BDRD and
BDWR
asynchro-
nous
CONTROL SIGNAL USE
BDIEN
BDIBUSY
BDOEN
BDOAVAIL
BDIF[2:0]
BDOF[2:0]
BDACK
ATACK
ATAPI mode only
Mode A
Input and output data are synchronous with BDICLK. Input data is written when BDIEN is true and
BDIBUSY is false. Output data is updated with BDOEN and BDOAVAIL are true.
Mode B
The input data is asynchronous with BDIEN. The output data is updated when data is written
asynchronously with BDOEN. When BDOEN is false, the output data is high impedance.
Mode C
Data is input by BDIEN input and BDIBUSY is false, and is updated when both BDOEN and
BDOAVAIL are true.
相關(guān)PDF資料
PDF描述
TSB43AA82GGW 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PBGA176
TSB43DA42GHCR PCI BUS CONTROLLER, PBGA196
TSB500SK02 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
TSB500SK10MDS 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
TSB5000331DS 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB43AA82PGEG4 功能描述:1394 接口集成電路 2Port Hi Per Int Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB43AB21 制造商:TI 制造商全稱:Texas Instruments 功能描述:INTERGRATED 1394A-2000 OHCI PHY LINK-LAYER CONTROLLER
TSB43AB21A 制造商:TI 制造商全稱:Texas Instruments 功能描述:Integrated 1394a-2000 OHCI PHY/Link-Layer Controller
TSB43AB21A-EP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military Enhanced Plastic Integrated 1394a-2000 OCHI pHY/Link-Layer Controller
TSB43AB21AI 制造商:TI 制造商全稱:Texas Instruments 功能描述:Integrated 1394a-2000 OHCI PHY/Link-Layer Controller