- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98071 > S5933QE (APPLIEDMICRO INC) PCI BUS CONTROLLER, PQFP160 PDF資料下載
參數(shù)資料
| 型號(hào)： | S5933QE |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封裝： | PLASTIC, QFP-160 |
| 文件頁(yè)數(shù)： | 18/176頁(yè) |
| 文件大小： | 823K |
| 代理商： | S5933QE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)
3-127
FIFO OVERVIEW
S5933
For bus master transfers initiated by the Add-On in-
terface, some applications may not know the size of
the data block to be transferred. To avoid constantly
updating the transfer count register, the transfer
count may be disabled. Bit 28 in the Add-On General
Control/Status Register (AGCSTS) performs this
function. Disabling the transfer count also disables
the interrupt capabilities. Regardless of whether Add-
On transfer count is enabled or disabled, the Add-On
Master Read Enable (AMREN) and Add-On Master
Write Enable (AMWEN) inputs control when the
S5933 asserts or deasserts its request to the PCI
bus. When Add-On transfer count is enabled, the
S5933 will only request the bus when both the trans-
fer count (read or write) is not zero and the appropri-
ate enable line (AMREN or AMWEN) is active. For
Add-On initiated bus mastering, AMWEN and
AMREN override the read and write bus mastering
enable bits in the Bus Master Control/Status Register
(MCSR).
PCI Initiated Bus Mastering
If bit 7 in location 45h of the external non-volatile
memory is one, the Master Read Address Register
(MRAR), Master Write Address Register (MWAR), Mas-
ter Read Transfer Count (MRTC), and Master Write
Transfer Count (MWTC) are accessible only from the
PCI bus interface. In this configuration, the S5933
transfers data until the transfer count reaches zero. The
transfer count cannot be disabled for PCI initiated bus
mastering. If no external nv memory boot device is
used, the S5933 defaults to PCI initiated bus mastering.
Address and Transfer Count Registers
The S5933 has two sets of registers used for bus
master transfers. There are two operation registers
for bus master read operations and two operation
registers for bus master write operations. One opera-
tion register is for the transfer address (MWAR and
MRAR). The other operation register is for the trans-
fer byte count (MWTC and MRTC).
The address registers are written with the first ad-
dress of the transfer before bus mastering is enabled.
Once a transfer begins, this register is automatically
updated to reflect the address of the current transfer.
If a PCI target disconnects from an S5933 initiated
cycle, the transfer is retried starting from the current
address in the register. If bus grant (GNT#) is re-
moved or bus mastering is disabled (using AMREN
or AMWEN), the value in the address register reflects
the next address to be accessed. Transfers must be-
gin on DWORD boundaries.
The transfer count registers contain the number of
bytes to be transferred. The transfer count may be
written before or after bus mastering is enabled. If
bus mastering is enabled, no transfer occurs until the
transfer count is programmed with a non-zero value.
Once a transfer begins, this register is automatically
updated to reflect the number of bytes remaining to
be transferred. If the transfer count registers are dis-
abled (for Add-On initiated bus mastering), transfers
begin as soon as bus mastering is enabled.
Although transfers must begin on DWORD bound-
aries, transfer counts do not have to be multiples of
four bytes. For example, if the write transfer count
(MWTC) register is programmed with a value of 10
(decimal), the S5933 performs two DWORD writes
and a third write with only BE0# and BE1# asserted.
Bus Mastering FIFO Management Schemes
The S5933 provides flexibility in how the FIFO is man-
aged for bus mastering. The FIFO management
scheme determines when the S5933 requests the bus
to initiate PCI bus cycles. The management scheme is
configurable for the PCI to Add-On and Add-On to PCI
FIFO (and may be different for each). Bus mastering
must be enabled for the management scheme to apply
(via the enable bits or AMREN/AMWEN).
For the PCI to Add-On FIFO, there are two manage-
ment options. The PCI to Add-On FIFO management
option is programmed through the Bus Master Con-
trol/Status Register (MCSR). The FIFO can be pro-
grammed to request the bus when any DWORD
location is empty or only when four or more locations
are empty. After the S5933 is granted control of the
PCI bus, the management scheme does not apply.
The device continues to read as long as there is an
open FIFO location. When the PCI to Add-On FIFO is
full or bus mastering is disabled, the PCI bus request
is removed by the S5933.
For the Add-On to PCI FIFO, there are two manage-
ment options. The Add-On to PCI FIFO management
option is programmed through the Bus Master Con-
trol/Status Register (MCSR). The FIFO can be pro-
grammed to request the bus when any DWORD
location is full or only when four or more locations are
full. After the S5933 is granted control of the PCI bus,
the management scheme does not apply. The device
continues to write as long as there is data in the
FIFO. When the Add-On to PCI FIFO is empty or bus
mastering is disabled, the PCI bus request is re-
moved by the S5933.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S6A0032 | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138 |
| S6A0069 | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80 |
| S6A0078 | 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183 |
| S80296SA40 | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| S80486-DX4-75-S-V-8-B | 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5935 | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935_07 | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S59355QRC | 制造商:AppliedMicro 功能描述: |
| S5935QF | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。