- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98071 > S5933QE (APPLIEDMICRO INC) PCI BUS CONTROLLER, PQFP160 PDF資料下載
參數(shù)資料
| 型號(hào)： | S5933QE |
| 廠商： | APPLIEDMICRO INC |
| 元件分類(lèi)： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封裝： | PLASTIC, QFP-160 |
| 文件頁(yè)數(shù)： | 176/176頁(yè) |
| 文件大?。?/td> | 823K |
| 代理商： | S5933QE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)當(dāng)前第176頁(yè)
3-111
ADD-ON BUS INTERFACE
S5933
Accessing Non-Volatile Memory
The nv memory, if implemented, can be accessed
through the PCI interface or the Add-On interface.
Accesses from both the PCI side and the Add-On
side must be synchronous with the PCI clock
(BPCLK for the Add-On). Accesses to the nv memory
from the PCI interface are through the Bus Master
Control/Status Register (MCSR) PCI Operation Reg-
ister. Accesses to the nv memory from the Add-On
interface are through the Add-On General Control/Sta-
tus Register (AGCSTS) Add-On Operation Register.
Accesses to the MCSR register are from the PCI bus
and are, therefore, automatically synchronous to the
PCI clock. Accesses to the AGCSTS register from
the Add-On side must be synchronous with respect
to BPCLK.
Some nv memories may contain Expansion ROM
BIOS code for use by the host software. During ini-
tialization, the Expansion BIOS is located within sys-
tem memory. The starting location of the nv memory
is stored in the Expansion ROM Base Address Reg-
ister in the S5933 PCI Configuration Registers. A PCI
read from this region results in the S5933 performing
four consecutive byte access to the nv memory de-
vice. Writes to the nv memory are not allowed by
writing to this region. Writes to the nv memory must
be performed as described below.
The S5933 contains two latches within the MCSR
register to control and access the NVRAM. One is an
8 bit latch called the NVRAM Address/Data Register
which is used to hold NVRAM address and data in-
formation. The other is a 3 bit latch called the
NVRAM Access Control Register which is used to
direct the address and data information and to control
the NVRAM itself. Reading or writing to the NVRAM
is performed through bits D31:29 of this register.
These bits are enable and decode controls rather
than a command or instruction to be executed. D31
of this register is the primary enable bit which allows
all accesses to occur. When written to a ‘1’, D31
enables the decode bits D30 and D29 to direct the
data contained in the address/data latch, D23:16, to
the low address, high address or data latches. D31
should be thought of as “opening a door” where as
long as D31 = 1, then the door is open for address
or data information to be altered. The table on page
5-16 of the S5933 data book shows the D31:29 bit
combinations for reading, writing, and loading ad-
dress/data information. Additionally, D31 doubles as
an S5933 status bit. A ‘1’ indicates that the S5933 is
currently busy reading or writing to the NVRAM. A
‘0’ indicates a complete or inactive state.
For the examples below, we will assume the S5933
is I/O mapped with a base address of FC00h. These
examples will read one byte of the Vendor ID and
write one byte to the Vendor ID.
In
FC00h + 3Fh (offset of NVRAM Access Control Register) until D31 = 0 (not busy).
Out
FC00h + 3FH an 80h (CMD to load the low address byte). This sets decode bits and opens door for
low address latch.
Out
FC00h + 3Eh (offset of Address/Data Register) 40h (the low byte of the address desired) 40h goes
into latch but is not latched yet.
Out
FC00h + 3Fh an A0h (CMD to load the high address byte). This latches the low address through
changing the decode bits and opens the door for the high address latch.
Out
FC00h + 3Eh a 00h (the high byte of the address desired). 00h goes into the latch but is not latched
yet.
Out
FC00h + 3Fh an 00h (inactive CMD). This latches the high address through the disabling D31,
‘closes the door’.
Out
FC00h + 3Eh DATA (the data byte to be written). DATA byte goes into the latch but is not latched
yet.
Out
FC00h + 3Fh a C0h (CMD to write the data byte). This latches the data byte through changing the
decode bits and begins to write NVRAM data operation.
In
FC00h + 3Fh until D31 = 0 (not busy).
Out
FC00h + 3Fh an E0h (CMD to read the address latched).
In
FC00h + 3Fh until D31 = 0 (not busy).
In
FC00h + 3Eh the data.
This example will write 1 byte from NVRAM location 0040h and read it back:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S6A0032 | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138 |
| S6A0069 | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80 |
| S6A0078 | 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183 |
| S80296SA40 | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| S80486-DX4-75-S-V-8-B | 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5935 | 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935_07 | 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:PCI Product |
| S59355QRC | 制造商:AppliedMicro 功能描述: |
| S5935QF | 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。