- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98071 > S5933QE (APPLIEDMICRO INC) PCI BUS CONTROLLER, PQFP160 PDF資料下載
參數(shù)資料
| 型號(hào)： | S5933QE |
| 廠商： | APPLIEDMICRO INC |
| 元件分類(lèi)： | 總線(xiàn)控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封裝： | PLASTIC, QFP-160 |
| 文件頁(yè)數(shù)： | 171/176頁(yè) |
| 文件大?。?/td> | 823K |
| 代理商： | S5933QE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)當(dāng)前第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)
3-106
ADD-ON BUS INTERFACE
S5933
The internal interfaces of the S5933 allow Add-On
Operation Registers to be accessed asynchronous to
BPCLK (synchronous to the rising edge of the read
or write strobe). The exception to this is the Add-On
General Control/Status Register. This is due to the
async nature of FIFO status bits changing as the PCI
bus reads data. For Pass-Thru operations, the Pass-
Thru Data Register accesses are synchronous to
BPCLK to support burst transfers. The FIFO port may
also be accessed synchronous to BPCLK, if config-
ured to do so.
Asynchronous Register Accesses
For many Add-On applications, Add-On logic does not
operate at the PCI bus frequency. This is especially true
for Add-Ons implementing a microprocessor, which
may be operating at a lower (or higher) frequency. Fig-
ures 1 and 2 show asynchronous Add-On Operation
Register accesses. Exact AC timings are detailed in the
Electrical and AC Characteristics chapter (Chapter 13).
For asynchronous reads (Figure 1), data is driven on
the data bus when RD# is asserted. When RD# is not
asserted, the DQ[31:0] outputs float. A valid address
and valid byte enables must be presented before cor-
rect data is driven. RD# has both a minimum inactive
time and a minimum active time for asynchronous ac-
cesses.
For asynchronous writes (Figure 2), data is clocked
into the S5933 on the rising edge of the WR# input.
Address, byte enables, and data must all meet setup
and hold times relative to the rising edge or WR#.
WR# has both a minimum inactive time and a mini-
mum active time for asynchronous accesses
Synchronous FIFO and Pass-Thru
Data Register Accesses
To obtain the highest data transfer rates possible,
Add-On logic should operate synchronously with the
PCI clock. The buffered PCI clock (BPCLK) is pro-
vided for this purpose. A synchronous interface with
Pass-Thru mode or the FIFO allows data to be trans-
ferred at the maximum PCI bus bandwidth (132
MBytes/sec) by allowing burst accesses with the Add-
On interface. The RD# and WR# inputs become en-
ables, using BPCLK to clock data into and out of
registers. This section applies only to synchronous ac-
cesses to the FIFO (AFIFO) and Pass-Thru Data
(APTD) registers.
Figures 3 and 4 show single-cycle, synchronous
FIFO and Pass-Thru Operation Register accesses.
Exact AC timings are detailed in the Electrical and
AC Characteristics chapter.
For synchronous reads (Figure 3), data is driven onto
the data bus when RD# (or RDFIFO#) is asserted.
When RD# is not asserted, the DQ[31:0] outputs
float. The address, byte enable, and RD# inputs must
meet setup and hold times relative to the rising edge
of BPCLK. Burst reads may be performed by holding
RD# low.
For synchronous writes (Figure 4), data is clocked
into the register on the rising edge of BPCLK. Ad-
dress, byte enables, and data must all meet setup
and hold times relative to the rising edge or BPCLK.
Burst writes may be performed by holding WR# (or
WRFIFO#) low. When holding WR# low, data is
clocked in on each BPCLK rising edge.
nv Memory Accesses Through the Add-On
General Control/Status Register
To access nv memory contents through the Add-On
General Control/Status Register (AGCSTS), special
considerations must be made. Internally, all nv memory
accesses by the S5933 are synchronized to a divided-
down version of the PCI bus clock. Because of this, if
nv memory accesses are performed through the
AGCSTS register, the register access must be synchro-
nized to BPCLK. The rising edge RD# or WR# is still
used to clock data, but these inputs along with the ad-
dress and byte enables are synchronized to BPCLK.
Accesses to AGCSTS for monitoring FIFO or mailbox
status, etc., may be done asynchronous to BPCLK.
MAILBOX BUS INTERFACE
The mailbox register names may need some clarifi-
cation. For the Add-On interface, an outgoing mail-
box refers to a mailbox sending information to the
PCI bus. An incoming mailbox refers to a mailbox
receiving information from the PCI bus. An outgoing
mailbox on the Add-On interface is, internally, the
same as the corresponding incoming mailbox on the
PCI interface and vice-versa.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S6A0032 | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138 |
| S6A0069 | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80 |
| S6A0078 | 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183 |
| S80296SA40 | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| S80486-DX4-75-S-V-8-B | 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5935 | 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935_07 | 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:PCI Product |
| S59355QRC | 制造商:AppliedMicro 功能描述: |
| S5935QF | 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。