- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98071 > S5933QE (APPLIEDMICRO INC) PCI BUS CONTROLLER, PQFP160 PDF資料下載
參數(shù)資料
| 型號(hào)： | S5933QE |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封裝： | PLASTIC, QFP-160 |
| 文件頁(yè)數(shù)： | 147/176頁(yè) |
| 文件大?。?/td> | 823K |
| 代理商： | S5933QE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)當(dāng)前第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)
3-83
INITIALIZATION
S5933
INITIALIZATION
All PCI bus agents and bridges are required to imple-
ment PCI Configuration Registers. When multiple
PCI devices are present, these registers must be
unique to each device in the system. The specified
PCI procedure for uniquely selecting a device’s con-
figuration space involves a dedicated signal, called
IDSEL, connected to each motherboard PCI bus de-
vice and PCI slot.
The host executes configuration cycles after reset to
each device on the PCI bus. The configuration regis-
ters provide information on PCI agent operation and
memory or I/O space requirements. These allow the
PCI BIOS to enable the device and locate it within
system memory or I/O space.
After a PCI reset, the S5933 can be configured for a
specific application by downloading device setup in-
formation from an external non-volatile memory into
the device Configuration Registers. The S5933 can
also be used in a default configuration, with no external
boot device.
When using a non-volatile boot memory to customize
operation, 64 bytes are required for S5933 setup in-
formation. The rest of the boot device may be used to
implement an Expansion BIOS, if desired. Some of
the setup information is used to initialize the S5933
PCI Configuration Registers, other information is not
downloaded into registers, but is used to define
S5933 operation (FIFO interface, Pass-Thru opera-
tion, etc.).
PCI RESET
Immediately following the assertion of the PCI RST#
signal, the Add-On reset output SYSRST# is as-
serted. Immediately following the deassertion of
RST#, SYSRST# is deasserted. The Add-On reset
output may be used to initialize state machines, reset
Add-On microprocessors, or reset other Add-On logic
devices.
All S5933 Operation Registers and Configuration
Registers are initialized to their default states at re-
set. The default values for the Configuration Regis-
ters may be overwritten with the contents of an
external nv boot memory during device initialization,
allowing a custom device configuration. Configuration
accesses by the host CPU to the S5933 produce PCI
bus wait states until one of the following events oc-
curs:
The S5933 identifies that there is no valid boot
memory (and default Configuration Register
values are used).
The S5933 finishes downloading all configura-
tion information from a valid boot memory.
LOADING FROM BYTE-WIDE NV MEMORIES
The SNV input on the S5933 indicates what type of
external boot-load device is present (if any). If SNV is
tied low, a byte-wide nv memory is assumed. In this
case, immediately after the PCI bus reset is
deasserted, the address 0040h is presented on the
nv memory interface address bus EA[15:0]. Eight PCI
clocks later (240 ns at 33 MHz), data is read from the
nv memory data bus EQ[7:0] and address 0041h is
presented. After an additional eight PCI clocks, data
is again read from EQ7:0. If both accesses read are
all ones (FFh), it implies an illegal Vendor ID value,
and the external nv memory is not valid or not
present. In this situation, the AMCC default configu-
ration values are used.
If either of the accesses to address 0040h and 0041h
contain zeros (not FFh), the next accesses are to
locations 0050h, 0051h, 0052h, and 0053h. At these
locations, the data must be C0h (or C1h or C2h),
FFh, E8h, and 10h, respectively, for the external nv
memory to be valid. Once a valid external nv memory
has been recognized, it is read, sequentially, from
location 0040h to 007Fh. The appropriate data is
loaded into the PCI Configuration Registers as de-
scribed in Chapter 4. Some of the boot device data is
not downloaded into Configuration Registers, but is
used to enable features and configure S5933 opera-
tion. Upon completion of this procedure, the boot-
load sequence terminates and PCI configuration
accesses to the S5933 are acknowledged with the
PCI Target Ready (TRDY#) output.
Table 1 lists the required nv memory contents for a
valid configuration nv memory device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S6A0032 | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138 |
| S6A0069 | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80 |
| S6A0078 | 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183 |
| S80296SA40 | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| S80486-DX4-75-S-V-8-B | 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5935 | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935_07 | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S59355QRC | 制造商:AppliedMicro 功能描述: |
| S5935QF | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。