- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄192292 > S19237PB13 (APPLIEDMICRO INC) TRANSCEIVER, PBGA255 PDF資料下載
參數(shù)資料
| 型號： | S19237PB13 |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | TRANSCEIVER, PBGA255 |
| 封裝： | PLASTIC, BGA-255 |
| 文件頁數(shù)： | 58/60頁 |
| 文件大?。?/td> | 1418K |
| 代理商： | S19237PB13 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當(dāng)前第58頁第59頁第60頁
S19237 – SONET STS-192/10GbE CMOS Transceiver
with ISI Compensation
AMCC Confidential and Proprietary
DS1454
7
Data Sheet
S19237 OVERVIEW
The S19237 transceiver incorporates SONET/SDH/10
Gigabit Ethernet serialization and deserialization func-
tions. This chip can be used to implement the front end
of SONET/10 Gigabit Ethernet equipment, which con-
sists primarily of the serial transmit interface and the
serial receive interface. The chip includes parallel-to-
serial, and serial-to-parallel conversion and system
timing. The system timing circuitry consists of high-
speed phase detectors, clock dividers, and clock distri-
bution throughout the front end.The sequence of
operations is as follows:
Transmitter Operations
1.
16-bit parallel input
2.
Parallel-to-serial conversion
3.
Serial data output
Receiver Operations
1.
Serial input to limiting post-amp
2.
Inter Symbol Interference (ISI) compensation
3.
Limiting amplifier
4.
Threshold adjustment
5.
Clock and Data recovery
6.
Phase adjustment for improved BER
7.
Serial-to-parallel conversion
8.
16-bit parallel data and clock output
Figure 2. Mid-Plane Application Block Diagram
Figure 3. XFP Application Block Diagram
Figure 4. 300 MSA Application Block Diagram
Standard Compliance only relates to applicable sections pertaining
to this product type.
AMCC
S19237
16
ASIC
16
M
I
D
P
L
A
N
E
16
AMCC
S19237
16
ASIC
MDIO
Adjust ISI Mitigation - Equalization Adjust
Enable Negative Feedback - Offset Adjust
Compensates up to 24" of FR-4
AMCC
S19237
16
ASIC
OR
FRAMER
OR
FEC
16
MDIO
Compensates up to 24" of FR-4
(Improves BER Performance and extends the reach of the standard XFP Module)
XFP MODULE
Adjust ISI Mitigation - Equalization Adjust
Enable Negative Feedback - Offset Adjust
Suggested Interface Devices
AMCC
GANGES II
(S19202CBI20)
STS-192 POS/ATM
SONET/SDH Mapper
AMCC
HUDSON
(S19203)
Variable Rate Digital
Wrapper Framer/
Deframer, Performance
Monitor, and FEC Device
AMCC
RUBICON
(S19227)
OC-192/48/12/3 DW/FEC/
PM and ASYNC Mapper
Device with Strong FEC
AMCC
MEKONG
(S19204)
STS-192 Pointer
Processor
AMCC
KHATANGA
(S19205)
STS-192c SONET/SDH
Framer/Mapper with Inte-
grated MAC
AMCC
S2509
Quad STS-48 SONET/
SDH/Digital Wrapper
Backplane SERDES
AMCC
S3390
10 Gbps TIA
Standards Compliance List
Standard
Revision
Date
300 Pin MSA for
10G Transponders
Edition 4
August 14, 2002
GR-253-ILR- Sonet
Jitter Specifications
Issue 3A
October 2000
IEEE Draft
P802.3ae/
D5.0
May 1, 2002
XFP MSA
(XFI Electrical- High
Speed outputs)
Rev 3.1
April 2, 2003
OIF SFI4 Phase 1
Parallel Interface
Rev 1.0
September 26, 2000
16
ASIC
OR
FRAMER
OR
FEC
16
300 MSA MODULE
AMCC
S19237
C
O
N
E
C
T
O
R
Laser
Driver
TIA
PD
Laser
No Post Amplifier Required
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1950E-FREQ-OUT25 | CRYSTAL OSCILLATOR, CLOCK, 80 MHz - 125 MHz, ACMOS OUTPUT |
| S1F78100Y2A0 | 6 V FIXED POSITIVE REGULATOR, PSSO3 |
| S1F78100Y2B0 | 5 V FIXED POSITIVE REGULATOR, PSSO3 |
| S1F78100Y2C0 | 3.2 V FIXED POSITIVE REGULATOR, PSSO3 |
| S1F78100Y2F0 | 2.2 V FIXED POSITIVE REGULATOR, PSSO3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S19237PB13-2 | 制造商:AppliedMicro 功能描述: |
| S19237PBICC | 制造商:AppliedMicro 功能描述:IC INTERFACE TRANSCEIVER LOW POWER CMOS 255 BGA 制造商:AMCC 功能描述: |
| S19238CBI | 制造商:AppliedMicro 功能描述: |
| S19250 | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:STS-192 SONET/SDH/FEC/GbE/FC 16-bit Transceiver with EDC |
| S19250PBIC | 制造商:AppliedMicro 功能描述:10G SERDES EDC/SFI-4 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。