- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄192292 > S19237PB13 (APPLIEDMICRO INC) TRANSCEIVER, PBGA255 PDF資料下載
參數(shù)資料
| 型號： | S19237PB13 |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | TRANSCEIVER, PBGA255 |
| 封裝： | PLASTIC, BGA-255 |
| 文件頁數(shù)： | 28/60頁 |
| 文件大?。?/td> | 1418K |
| 代理商： | S19237PB13 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
34
DS1454
AMCC Confidential and Proprietary
S19237 – SONET STS-192/10GbE CMOS Transceiver
with ISI Compensation
Data Sheet
TX_155MCKP
TX_155MCKN
LVDS
O
B8
A8
155.52 MHz Clock Output. 155.52 MHz (or equivalent FEC/10
Gigabit Ethernet rate) clock output from CSU_REFCLK. The output
can be connected to the reference clock input (CRU_REFCLKP/N)
of the clock recovery function (such as that of the S19237).
TX_LOCKDET
LVCMOS
& MDIO
Pull Up
O
J14
Transmit Lock Detect. Active high. Goes active after the PLL has
locked
to
the
clock
provided
on
the
CSU_REFCLK
pins.
TX_LOCKDET is an asynchronous output.
PHERR
MDIO
O
Phase Error. Pulses high during each PCLK cycle for which there is
a potential FIFO overrun/underrun condition. No additional external
components required. Should be directly connected to PHINIT on
the MDIO bus.
TX_ALARM
MDIO
O
Transmit Alarm Output. This output is an electrical “OR” of all the
transmit alarms [(“NOT” TX_LOCKDET) “OR” (PHERR)].
PD_UPP
PD_UPN
PD_DWNP
PD_DWNN
Phase
Detector
Diff CML
O
A6
A5
B5
B6
Phase Detector Output. This output is used to drive an external
charge pump which, in turn, drives the external VCO. The external
VCO output is then fed into the CSU_INP/N input to be used as the
transmit reference clock for the CSU block.
TX_BIST_ERR
MDIO
O
Transmit Built-In Self Test Error. This output indicates a bit error
in the transmit built-in self test loop.
RECEIVER OUTPUTS
POCLKP
POCLKN
LVDS
O
L14
K14
Parallel Output Clock. Regenerated 622.08 MHz (or equivalent
FEC/10 Gigabit Ethernet rate) differential output clock, synchro-
nized to the parallel output data. See Figure 21, Receiver Timing
Table 18. Output Pin Assignments and Descriptions (Continued)
Pin Name
Level
I/O
Pin#
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1950E-FREQ-OUT25 | CRYSTAL OSCILLATOR, CLOCK, 80 MHz - 125 MHz, ACMOS OUTPUT |
| S1F78100Y2A0 | 6 V FIXED POSITIVE REGULATOR, PSSO3 |
| S1F78100Y2B0 | 5 V FIXED POSITIVE REGULATOR, PSSO3 |
| S1F78100Y2C0 | 3.2 V FIXED POSITIVE REGULATOR, PSSO3 |
| S1F78100Y2F0 | 2.2 V FIXED POSITIVE REGULATOR, PSSO3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S19237PB13-2 | 制造商:AppliedMicro 功能描述: |
| S19237PBICC | 制造商:AppliedMicro 功能描述:IC INTERFACE TRANSCEIVER LOW POWER CMOS 255 BGA 制造商:AMCC 功能描述: |
| S19238CBI | 制造商:AppliedMicro 功能描述: |
| S19250 | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:STS-192 SONET/SDH/FEC/GbE/FC 16-bit Transceiver with EDC |
| S19250PBIC | 制造商:AppliedMicro 功能描述:10G SERDES EDC/SFI-4 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。