參數(shù)資料
型號(hào): pentium II cpu
廠商: Intel Corp.
英文描述: Pentium II Processor AT 450MHZ(工作頻率450兆赫茲奔II處理器)
中文描述: 奔騰II處理器在450MHz(工作頻率450兆赫茲奔二處理器)
文件頁(yè)數(shù): 27/84頁(yè)
文件大?。?/td> 1092K
代理商: PENTIUM II CPU
Pentium
II Processor at 350 MHz, 400 MHz, and 450 MHz
Datasheet
27
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all Pentium
II processor frequencies and cache sizes.
2. All AC timings for the AGTL+ signals are referenced to the BCLK rising edge at 1.25 V at the processor core pin. All
AGTL+ signal timings (address bus, data bus, etc.) are referenced at 1.00 V at the processor core pins.
3. All AC timings for the CMOS signals are referenced to the BCLK rising edge at 1.25 V at the processor core pin. All
CMOS signal timings (compatibility signals, etc.) are referenced at 1.25 V at the processor core pins.
4. The internal core clock frequency is derived from the Pentium II processor system bus clock. The system bus clock to
core clock ratio is determined during initialization as described in
Section 2.5
.
Table 11
shows the supported ratios for
each processor.
5. The BCLK period allows a +0.5 ns tolerance for clock driver variation.
6. This specification applies to the Pentium II processor when operating with a Pentium II processor system bus frequency
of 100 MHz.
7. Due to the difficulty of accurately measuring clock jitter in a system, it is recommended that a clock driver be used that
is designed to meet the period stability specification into a test load of 10 to 20 pF. This should be measured on the
rising edges of adjacent BCLKs crossing 1.25 V at the processor core pin
. The jitter present must be accounted for
as a component of BCLK timing skew between devices.
8. The clock driver’s closed loop jitter bandwidth must be set low to allow any PLL-based device to track the jitter created
by the clock driver. The –20 dB attenuation point, as measured into a 10 to 20 pF load, should be less than
500 kHz. This
specification may be ensured by design characterization and/or measured with a spectrum analyzer.
9. Not 100% tested. Specified by design characterization as a clock driver requirement.
10.The average period over a 1uS period of time must be greater than the minimum specified period.
NOTES:
1. Contact your local Intel representative for the latest information on processor frequencies and/or frequency multipliers.
2. While other bus ratios are defined, operation at frequencies other than those listed are not supported.
Table 10. System Bus AC Specifications (Clock) at Processor Core Pins
1, 2, 3
T# Parameter
Min
Nom
Max
Unit
Figure
Notes
System Bus Frequency
100.00
MHz
All processor core
frequencies
T1: BCLK Period
10.0
ns
6
4, 5, 6, 10
T2: BCLK Period Stability
±250
ps
6
6, 7, 8, 10
T3: BCLK High Time
2.6
ns
6
@>2.0 V
6
T4: BCLK Low Time
2.47
ns
6
@<0.5 V
6
T5: BCLK Rise Time
0.38
1.25
ns
6
(0.5 V–2.0 V)
6, 9
T6: BCLK Fall Time
0.38
1.5
ns
6
(2.0 V–0.5 V)
6, 9
Table 11. Valid System Bus, Core Frequency, and Cache Bus Frequencies
1, 2
Core Frequency (MHz)
BCLK Frequency (MHz)
Frequency Multiplier
L2 Cache (MHz)
350.00
100.00
7/2
175.00
400.00
100.00
4/1
200.00
450.00
100.00
9/2
225.00
相關(guān)PDF資料
PDF描述
pentium II processor 32 bit processor AT 233MHZ,266MHZ,300MHZ and 333MHZ(工作頻率233,266,300和333兆赫茲32位處理器)
pentium II xeon processor pentium II xeon processor at 400 and 450 MHZ(工作頻率400和450兆赫茲奔II處理器)
Pentium III cpu with mobile Pentium III processor Mobile Module Connector 2 (MMC-2)(帶移動(dòng)模塊連接器2奔III處理器)
pentium III CPU Pentium III Processor for the SC242 at 450MHz to 1.0GHz(SC242工作頻率450MHZ到1GHZ奔III處理器)
pentium III processor 32 bit Processor Mobile Module(32 位帶移動(dòng)模塊處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P-ENV568K3G3 制造商:Panasonic Industrial Company 功能描述:TUNER
PEO14012 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC
PEO14024 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC
PEO96742 制造商:Delphi Corporation 功能描述:ASM TERM
PEOODO3A 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint