參數(shù)資料
型號: PCI1620PDV
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù): 76/164頁
文件大小: 720K
代理商: PCI1620PDV
4
8
4.14 Secondary Status Register
The secondary status register is compatible with the PCI-PCI bridge secondary status register. It indicates
CardBus-related device information to the host system. This register is very similar to the PCI status register (PCI
offset 06h, see Section 4.5), and status bits are cleared by a writing a 1. This register is not shared by the two socket
functions, but is accessed on a per-socket basis. See Table 4
4 for a complete description of the register contents.
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Name
Secondary status
Type
RC
RC
RC
RC
RC
R
R
RC
R
R
R
R
R
R
R
R
Default
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
Register:
Offset:
Type:
Default:
Secondary status
16h
Read-only, Read/Clear
0200h
Table 4
4. Secondary Status Register Description
BIT
SIGNAL
TYPE
FUNCTION
15
CBPARITY
RC
Detected parity error. This bit is set when a CardBus parity error is detected, either an address or data
parity error. Write a 1 to clear this bit.
14
CBSERR
RC
Signaled system error. This bit is set when CSERR is signaled by a CardBus card. The PCI1620 does not
assert the CSERR signal. Write a 1 to clear this bit.
13
CBMABORT
RC
Received master abort. This bit is set when a cycle initiated by the PCI1620 on the CardBus bus is
terminated by a master abort. Write a 1 to clear this bit.
12
REC_CBTA
RC
Received target abort. This bit is set when a cycle initiated by the PCI1620 on the CardBus bus is
terminated by a target abort. Write a 1 to clear this bit.
11
SIG_CBTA
RC
Signaled target abort. This bit is set by the PCI1620 when it terminates a transaction on the CardBus bus
with a target abort. Write a 1 to clear this bit.
10
9
CB_SPEED
R
CDEVSEL timing. These bits encode the timing of CDEVSEL and are hardwired to 01b indicating that the
PCI1620 asserts this signal at a medium speed.
8
CB_DPAR
RC
CardBus data parity error detected. Write a 1 to clear this bit.
0 = The conditions for setting this bit have not been met.
1 = A data parity error occurred and the following conditions were met:
a. CPERR was asserted on the CardBus interface.
b. The PCI1620 was the bus master during the data parity error.
c. The parity error response enable bit (bit 0) is set in the bridge control register (offset 3Eh, see
Section 4.25).
7
CBFBB_CAP
R
Fast back-to-back capable. The PCI1620 cannot accept fast back-to-back transactions; therefore, this bit
is hardwired to 0.
6
CB_UDF
R
User-definable feature support. The PCI1620 does not support user-definable features; therefore, this bit
is hardwired to 0.
5
CB66MHZ
R
66-MHz capable. The PCI1620 CardBus interface operates at a maximum CCLK frequency of 33 MHz;
therefore, this bit is hardwired to 0.
4
0
RSVD
R
These bits return 0s when read.
相關PDF資料
PDF描述
PCI2050A 32-Bit. 66MHz. 9-Master PCI-to-PCI Bridge
PCI2050GHK BUS CONTROLLER
PCI2050PDV BUS CONTROLLER
PCI9054AB50BI Interface IC
PCI9036 Telecommunication IC
相關代理商/技術參數(shù)
參數(shù)描述
PCI-1620U 制造商:ADVANTECH 制造商全稱:Advantech Co., Ltd. 功能描述:8-port RS-232 PCI Communication Card, with Surge Protection
PCI1620ZHK 功能描述:外圍驅(qū)動器與原件 - PCI PC Card Flash & Smart Card Cntrlr RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PCI-1622A-BE 制造商:Advantech Co Ltd 功能描述:8PORT RS-422/485 PCI COM CARD - Trays 制造商:Advantech Co Ltd 功能描述:8-port RS-422/485 UPCI COMM card
PCI-1622CU 制造商:ADVANTECH 制造商全稱:Advantech Co., Ltd. 功能描述:8-port RS-422/485 Universal PCI Communication Card with Isolation & EFT Protection
PCI-1625U 制造商:ADVANTECH 制造商全稱:Advantech Co., Ltd. 功能描述:8-port Intelligent RS-232 Universal PCI Communication Card