- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369950 > PCI1520-EP Military Enhanced Plastic PC Card Controllers Data Manual PDF資料下載
參數(shù)資料
| 型號(hào)： | PCI1520-EP |
| 英文描述： | Military Enhanced Plastic PC Card Controllers Data Manual |
| 中文描述： | 軍事增強(qiáng)塑料PC卡控制器數(shù)據(jù)手冊(cè) |
| 文件頁(yè)數(shù)： | 20/125頁(yè) |
| 文件大?。?/td> | 716K |
| 代理商： | PCI1520-EP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)
2
–
8
The terminals are grouped in tables by functionality, such as PCI system function, power-supply function, etc. The
terminal numbers are also listed for convenient reference.
Table 2
–
4. Power Supply Terminals
TERMINAL
NAME
NO.
GHK
I/O
DESCRIPTION
GND
A06, A09, A14,
E01, F19, K01,
P01, R19, W06,
W14
–
Device ground terminals
VCC
A07, A12, G01,
G19, J19, N01,
N19, W08, W13
–
Power supply terminal for I/O and internal voltage regulator
VCCA
VCCB
VCCP
VR_EN
P19
–
Clamp voltage for PC Card A interface. Matches card A signaling environment, 5 V or 3.3 V
R01
–
Clamp voltage for PC Card B interface. Matches card B signaling environment, 5 V or 3.3 V
A10
–
Clamp voltage for PCI and miscellaneous I/O, 5 V or 3.3 V
L01
I
Internal voltage regulator enable. Active-low
VR_PORT
K19
I/O
Internal voltage regulator input/output. When VR_EN is low, the regulator is enabled and this terminal
is an output. An external bypass capacitor is required on this terminal. When VR_EN is high, the regu-
lator is disabled and this terminal is an input for an external 2.5-V core power source.
Table 2
–
5. PC Card Power Switch Terminals
TERMINAL
NAME
NO.
I/O
DESCRIPTION
GHK
CLOCK
F15
I/O
Power switch clock. Information on the DATA line is sampled at the rising edge of CLOCK. CLOCK defaults to an
input, but can be changed to a PCI1520 output by using bit 27 (P2CCLK) in the system control register (offset 80h, see
Section 4.29). The TPS222X defines the maximum frequency of this signal to be 2 MHz. However, PCI1520 requires a
16-KHz to 100-KHz frequency range. If a system design defines this terminal as an output, then this terminal requires
an external pulldown resistor. The frequency of the PCI1520 output CLOCK is derived from the internal ring oscillator
(16 KHz typical).
DATA
E17
O
Power switch data. DATA is used to communicate socket power control information serially to the power switch.
LATCH
E18
I/O
Power switch latch. LATCH is asserted by the PCI1520 to indicate to the power switch that the data on the DATA line is
valid. When a pulldown resistor is implemented on this terminal, the MFUNC1 and MFUNC4 terminals provide the
serial EEPROM SDA and SCL interface.
Table 2
–
6. PCI System Terminals
TERMINAL
NAME
NO.
I/O
DESCRIPTION
GHK
GRST
C11
I
Global reset. When the global reset is asserted, the GRST signal causes the PCI1520 to place all output buffers in
a high-impedance state and reset all internal registers. When GRST is asserted, the device is completely in its default
state. For systems that require wake-up from D3, GRST normally is asserted only during initial boot. PRST should
be asserted following initial boot so that PME context is retained during the transition from D3 to D0. For systems
that do not require wake-up from D3, GRST should be tied to PRST.
When the SUSPEND mode is enabled, the device is protected from GRST, and the internal registers are preserved.
All outputs are placed in a high-impedance state.
PCLK
C10
I
PCI bus clock. PCLK provides timing for all transactions on the PCI bus. All PCI signals are sampled at the rising
edge of PCLK.
PRST
C13
I
PCI reset. When the PCI bus reset is asserted, PRST causes the PCI1520 to place all output buffers in a
high-impedance state and reset internal registers. When PRST is asserted, the device can generate the PME signal
only if it is enabled. After PRST is deasserted, the PCI1520 is in a default state.
When the SUSPEND mode is enabled, the device is protected from PRST, and the internal registers are preserved.
All outputs are placed in a high-impedance state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCI1620GHK | Controller Miscellaneous - Datasheet Reference |
| PCI1620PDV | Controller Miscellaneous - Datasheet Reference |
| PCI2050A | 32-Bit. 66MHz. 9-Master PCI-to-PCI Bridge |
| PCI2050GHK | BUS CONTROLLER |
| PCI2050PDV | BUS CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCI1520GHK | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI PC CARD CONTROLLER RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PCI1520I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:PC CARD CONTROLLERS |
| PCI1520IGHK | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI PC CARD CONTROLLER RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PCI1520IGHKEP | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI Mil Enhance PC Card Cntrlr Data Manual RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PCI1520IPDV | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI PC CARD CONTROLLER RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。