- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296641 > MT16LSDT12864AG-133XX 128M X 64 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA168 PDF資料下載
參數(shù)資料
| 型號(hào)： | MT16LSDT12864AG-133XX |
| 元件分類： | DRAM |
| 英文描述： | 128M X 64 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA168 |
| 封裝： | MO-161, DIMM-168 |
| 文件頁數(shù)： | 26/28頁 |
| 文件大?。?/td> | 954K |
| 代理商： | MT16LSDT12864AG-133XX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁
PDF: 09005aef8088b2e3/Source: 09005aef8088077a
Micron Technology, Inc., reserves the right to change products or specifications without notice.
SD8_16C64_128x64AG.fm - Rev. C 6/05 EN
7
2002 Micron Technology, Inc. All rights reserved.
512MB (SR), 1GB (DR): (x64) 168-Pin SDRAM UDIMM
General Description
The MT8LSDT6464A and MT16LSDT12864A are high-speed CMOS, dynamic random-
access, 512MB and 1GB memory modules organized in a x64 configuration. These mod-
ules use internally configured quad-bank SDRAMs with a synchronous interface (all sig-
nals are registered on the positive edge of the clock signals CK).
Read and write accesses to SDRAM modules are burst oriented; accesses start at a
selected location and continue for a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an ACTIVE command, which is then
followed by a READ or WRITE command. The address bits registered coincident with the
ACTIVE command are used to select the device bank and row to be accessed (BA0, BA1
select the device bank, A0–A11 select the device row). The address bits registered coinci-
dent with the READ or WRITE command are used to select the starting column location
for the burst access.
The modules provide for programmable READ or WRITE burst lengths of 1, 2, 4, or 8
locations, or the full page, with a burst terminate option. An AUTO PRECHARGE func-
tion may be enabled to provide a self-timed row precharge that is initiated at the end of
the burst sequence.
SDRAM modules use an internal pipelined architecture to achieve high-speed opera-
tion. This architecture is compatible with the 2n rule of prefetch architectures, but it also
allows the column address to be changed on every clock cycle to achieve a high-speed,
fully random access. Precharging one device bank while accessing one of the other three
device banks will hide the precharge cycles and provide seamless, high-speed, random-
access operation.
SDRAM modules are designed to operate in 3.3V, low-power memory systems. An auto
refresh mode is provided, along with a power-saving, power-down mode. All inputs and
outputs are LVTTL-compatible.
SDRAM modules offer substantial advances in DRAM operating performance, including
the ability to synchronously burst data at a high data rate with automatic column-
address generation, the ability to interleave between internal banks in order to hide pre-
charge time and the capability to randomly change column addresses on each clock
cycle during a burst access. For more information regarding SDRAM operation, refer to
the 512Mb SDRAM component data sheets.
Serial Presence-Detect Operation
SDRAM modules incorporate serial presence-detect (SPD). The SPD function is imple-
mented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes.
The first 128 bytes can be programmed by Micron to identify the module type and vari-
ous SDRAM organizations and timing parameters. The remaining 128 bytes of storage
are available for use by the customer. System READ/WRITE operations between the
master (system logic) and the slave EEPROM device (DIMM) occur via a standard I2C
bus using the DIMM’s SCL (clock) and SDA (data) signals, together with SA (2:0), which
provide eight unique DIMM/EEPROM addresses. Write protect (WP) is tied to ground on
the module, permanently disabling hardware write protect.
Initialization
SDRAMs must be powered up and initialized in a predefined manner. Operational pro-
cedures other than those specified may result in undefined operation. Once power is
applied to VDD and VDDQ (simultaneously) and the clock is stable (stable clock is
defined as a signal cycling within timing constraints specified for the clock pin), the
SDRAM requires a 100s delay prior to issuing any command other than a COMMAND
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT18VDVF6472DG-262XX | 64M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| MT18VDVF6472DG-265XX | 64M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| MT2S3216D-20 | 32K X 16 MULTI DEVICE SRAM MODULE, 20 ns, DMA40 |
| MT46H256M32LFCM-5:A | 256M X 32 DDR DRAM, 5 ns, PBGA90 |
| MT46H256M32L2JV-75IT:A | 256M X 32 DDR DRAM, 6 ns, PBGA168 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT16LSDT12864AG-13EC1 | 功能描述:MODULE SDRAM 1GB 168DIMM RoHS:否 類別:存儲(chǔ)卡，模塊 >> 存儲(chǔ)器 - 模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 存儲(chǔ)器類型:SDRAM 存儲(chǔ)容量:1GB 速度:133MHz 特點(diǎn):- 封裝/外殼:168-DIMM |
| MT16LSDT1664A | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:8,16 MEG x 64 SDRAM DIMMs |
| MT16LSDT1664AG-10CC7 | 制造商:Micron Technology Inc 功能描述:DRAM MOD SDRAM 1GBIT 168UDIMM - Trays |
| MT16LSDT1664AG-10EC1 | 制造商:Micron Technology Inc 功能描述:DRAM MOD SDRAM 1GBIT 168UDIMM - Trays |
| MT16LSDT1664AG-10EF7 | 制造商:Micron Technology Inc 功能描述:168-Pin SDRAM DIMMs (x64) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。